CS301ES: ANALOG AND DIGITAL ELECTRONICS

B.TECH II Year I Sem. L T P C 3 0 0 3

Course Objectives:

- To introduce components such as diodes, BJTs and FETs.
- To know the applications of components.
- To give understanding of various types of amplifier circuits
- To learn basic techniques for the design of digital circuits and fundamental concepts used in the design of digital systems.
- To understand the concepts of combinational logic circuits and sequential circuits.

Course Outcomes: Upon completion of the Course, the students will be able to:

- Know the characteristics of various components.
- Understand the utilization of components.
- Design and analyze small signal amplifier circuits.
- Learn Postulates of Boolean algebra and to minimize combinational functions
- Design and analyze combinational and sequential circuits
- Know about the logic families and realization of logic gates.

UNIT - I

Diodes and Applications: Junction diode characteristics: Open circuited p-n junction, p-n junction as a rectifier, V-I characteristics, effect of temperature, diode resistance, diffusion capacitance, diode switching times, breakdown diodes, Tunnel diodes, photo diode, LED.

Diode Applications - clipping circuits, comparators, Half wave rectifier, Full wave rectifier, rectifier with capacitor filter.

UNIT - II

BJTs: Transistor characteristics: The junction transistor, transistor as an amplifier, CB, CE, CC configurations, comparison of transistor configurations, the operating point, self-bias or Emitter bias, bias compensation, thermal runaway and stability, transistor at low frequencies, CE amplifier response, gain bandwidth product, Emitter follower, RC coupled amplifier, two cascaded CE and multi stage CE amplifiers.

UNIT - III

FETs and Digital Circuits: FETs: JFET, V-I characteristics, MOSFET, low frequency CS and CD amplifiers, CS and CD amplifiers.

Digital Circuits: Digital (binary) operations of a system, OR gate, AND gate, NOT, EXCLUSIVE OR gate, De Morgan Laws, NAND and NOR DTL gates, modified DTL gates, HTL and TTL gates, output stages, RTL and DCTL, CMOS, Comparison of logic families.

UNIT - IV

Combinational Logic Circuits: Basic Theorems and Properties of Boolean Algebra, Canonical and Standard Forms, Digital Logic Gates, The Map Method, Product-of-Sums Simplification, Don't-Care Conditions, NAND and NOR Implementation, Exclusive-OR Function, Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator, Decoders, Encoders, Multiplexers.

UNIT - V

Sequential Logic Circuits: Sequential Circuits, Storage Elements: Latches and flip flops, Analysis of Clocked Sequential Circuits, State Reduction and Assignment, Shift Registers, Ripple Counters, Synchronous Counters, Random-Access Memory, Read-Only Memory.

TEXTBOOKS:

- 1. Integrated Electronics: Analog and Digital Circuits and Systems, 2/e, Jaccob Millman, Christos Halkias and Chethan D. Parikh, *Tata McGraw-Hill Education*, India, 2010.
- 2. Digital Design, 5/e, Morris Mano and Michael D. Cilette, *Pearson*, 2011.

REFERENCE BOOKS:

- 1. Electronic Devices and Circuits, Jimmy J Cathey, Schaum's outline series, 1988.
- 2. Digital Principles, 3/e, Roger L. Tokheim, Schaum's outline series, 1994.



Electron: It is Negatively charged Sub-atoms eparticles Hectronics: It is nothing but Study of the electron under the influence of the electron and Magnetic

Current: The flow of electron's is nothing but "current". Voltage: The potential difference between the 2 points The separate did to electrica

$$V_0 = V_1 - V_2$$

At and where $V_0 = V_1 - V_2$

Classification of material:

Based on the energy band gap the materials are classified into 3 types it is book solution

- 1. Insulators
- 2. conductors
- 3. Semi conductors.

Insulator: It is a bad conductor of Electricity.

Eg: Paper, rubber, wood etc ...,


- The energy gap for the insulator is to CIBI
- Diamond is a good insulator because Ev energy gap is greater than sev


It is a good carrier for electricity.

Ex! All metals in managed and and and The metallic bond exist in conductance.

The energy gap is equal to zero in conductors.

As the temperature 1 energy gap &, that means the valency bond is overlapped with conduction bond.





- The semiconductor electrical properties lies blw insulator and conductor.
- The semiconductor conductivity is greater than the insulator and less than the conductors.
- The resistivity of Semi conductor is less than the insulator and greater than the conductor.
- -> As temperature Tes the energy gap is bes vice versa.

- The Semi Conductors are classified into 2 types
 - 1. Intrinsic Semi Conductor
 - 2. Extrinsic Semi Conductor.
- Intrinsic Semiconductor: It is a pure and mondetable Semiconductors in this electron concentration is equal to hole concentration.
- The intrinsic Semi Conductor acts as a insulator at okel & act as conductor at 300k.

As the temperature of energy gea W. that

denduction (bond)

the beginning to be broad product and amount

Ex: > Pure Silicon, Pure Germanium.

The conductivity due to electrons and holes.

Externsic Semiconductor: > By adding some impurities to the intrinsic semiconductor we can form extrinsic Semiconductor. of shorts of soil todays and

Intrinsic Semiconductor + Impurity = Extrinsic Semiconductor.

-> The process of adding impurities is called doping".

-> The extrinsic semiconductor are divided into 2 types depending on the doping.

1. N-type, Semi Conductor: =>

Extrinsic By adding Ith group elements to the intrinsic Semi-Conductor we can form N-type Semi Conductors:

- The Ith group elements are Phosporous, Arsenic,

-> In N-type Semi Conductors the majority change carriers are electrons & minority charge carriers

are holes.

To N-type Semi Conductors is represented with ND.

-> The N-type Semi Conductors are also called Donas

2. P-type Extrinsic Semi Conductor:

1-type Semiconductor is formed by adding ITT group elements to the intrinsic semiconductor.

- The IIIrd group elements are B, Al, Gra, In, TJ.

- The P-type Semiconductor i whole concentration will be represented with NA". The P-type Semi conductor is also called as Acceptor.

In P-type Semiconductor the majority charge carriers are holes to minority charge carriers are electrons dectrons & minority charge custers are hel

In open circuit per junction begins of concentration

difference the higher advoided by the election

P-N Junction diode: > noto par = moto planted of salety > It is a 2 terminal & unidirectional device. The Symbol for the diode is story The projunction diode will operate in 2 types of biases. 1. Forward bias. 2. Reverse bias. In Fordward Bias mode it will be worked as an on which. In Reverse Bias mode, it will be worked as off switch


forward = 0000 = on switch. One Semi conductor material is doping with I one side and the another side doping with III or group elements. we can form a p-njunction diode. The Ind group elements like Boron, Aluminium, gallium, Indiam, Thalium forms the p-type, the Ith group elements are P, As, Antimony, Bi forms the n-type Semiconductors. P (Sb) parter potential. The Same and Coco de De De De same sant be represented u In P-type Semiconductor the majority charge carriers are holes and minority charge carriers are electrons.

In N-type Semicondutor the majority charge carriers are dectrons & minority charge carriers are holes.

open circuit p-n junction because of concentration difference the holes attracted by the electrons

and the electrons altracted by the holes. Because of Therefore the hole will recombine with electron & it forms and immobile sons at the junction.

- and immobile ions will form a charge by integrating the charge we get the voltage. This voltage called contact potential or Barrier potential or Cutting Voltage.
- The Cut-in Voltage for Silicon is 0.6 0.7 V.
- -> The Cut-in Voltage for Germanium is 0.2-0.3 V




-> The electron & hale recombination occur until the equilibrium constition (condition)

No further recombination from e- to hole & vice versa.

-> Because of Immobile ions some region is depleted that region is called depletion region (or) Spacecharge region. have only charge do not have speed

- on ym 1 ym.
- The charge developed across the junction is depend on the width of the depletion region & the charge developed due to the holes is given by P=-NA9
- The charge developed due to the holes is No 9 de drop
- The depletion width is depending on the doping concentration. Wa I + I No
- The potential developed across the junction is given by $V_0 = \sqrt{\frac{2E}{q}} v_0 \left[\frac{1}{NA} + \frac{1}{ND} \right]$



Diffusion Current: >

0--9 -> Duitt 11

The Current which is due to the diffusion of carrier because of concentration gradient or density difference then it is called diffusion current.

Diffusion Current density is directly proportional to the concentration gradient.

$$\frac{d\eta}{dx} = \frac{N_2 - N_1}{\gamma N_2 - \chi_1}$$

$$\frac{dP}{dx} = \frac{P_2 - P_1}{\gamma N_2 - \chi_1}$$


The diffusion current due to the holes is

$$|T_p = -q \frac{dp}{p dx}$$

$$|T_p = -q \frac{dp}{p dx}$$


Dnit Current: The current is due to the drifting of carries because of applied Electric field is called drift current.

- -> The current is nothing but flow of e-scor) charge carriers if the charge carriers is due to applied Flective field then it is called drift current.
- -> Drift current due to the holes is Ip = PQMpA 11 due to the electrons is In = nq MnA
- -> The p-n junction diode opere ated in 2 modes one is Forward bias & Reverse bias.




-, In this bias the positive terminal is connected is pside & Negative is connected to n-side.


-> When p-n junction is forward blas the junction voltage is reduces and also it is lesser than the forward bias voltage.



Reverse blas !>

- believe the their east algorith In Forward Bias the junction width is depends on the doping concentration & temperature.
- If the temperature Te's the junction width he's vice verse
- In forward bias P-n junction diode the cutting voltage for Silicon is 0.6 (or) 0.7 v for Germanium 15 0.2/670.3 V.






is maximum. Therefore the maximum voltage is existed

y = 1 tor Germantum & 2 for Sulicon

to represent charge our steat Generally - In Feorward bias mode the Gunction noltage is equal to I = Io (eVi/MVI_1) In Forward bias Vj = Vo-V → In Reverse bias Vj = Vo+V applications:= 1) It is used as a switch. 2) Used as a Rectifier. 3) Clippers -> cut 4) Clampers. - hold 5) Multi vib Rectifiers! > V.VIV The purpose of the rectifier is used to convert Pulsating Dc The rectifiers are of 2 types 1. Half wave rectifier 2. Fullwave rectifier. I. Centre tapped fullwave in Riversi was payer II. Bridge Rectifier. 2 officials, mumbrown 1. Half Wave Rectifica !> IN 4007 heltage afters y e Thisway wollage unmanness of 1 -

The connection of the half wave rectifier has shown above. In this one step down transformer, one PN Junction diode, 1 lood resistance is used. Across the load resistor the output is taken. Operation:=> During the positive that Cycle:-In this case the p-n junction diode is, in forward Bias that means it is short circuited in the total current will be delivered across the load resistance (RE) In Ideal case the total Voltage will delivered across the Load resistor (RL) but in practical case some voltage drop existed across the drode. Ideal practial Au In Fordard bias condition the diode acts like a on Switch. During the Negative Half Cycle! > 101 In this case the diode is in reverse bias that means It acts like a open circuit, no Enerrent will travel to the load resistor(RL) & Hence no voltage existed across the output of the drode.

Ideally voltage drop across the Load resistor is zero but practically some leakage current is travelled toward the Re i.e nothing but output voltage.



output signal.

The pure DC will travel towards the low resistance

RL. Therefore Olp voltage Vo = IdcRL

Analysis:>

Ripple factor: The Ripple factor of a rectifier is

given by $3 = \sqrt{\left(\frac{v_{sms}}{v_{de}}\right)^2} - 1$

- The Ripple factor for half-wave rectifier is given by V2 = 1.21.

Efficiency: It is defined as the ratio of DC olp power to the AC I/p power

The efficiency for Half wave rectifier is 40.6%.

Peak Inverse Voltage:

It is defined as the maximum voltage of a diode can with stand in its reverse bias condition

VFULL load

Transformer utilisation Factor:>

It is rating of the transformer used in the rectifiers circuit TOF = Pac

Par (rated)

ston, ballyles this

Form factor = 1.57

Peak factor = 2

$$\Rightarrow V_{dc} = \frac{V_m}{\pi} \cdot I_{dc} = \frac{I_m}{\pi R_1}$$


$$\frac{1}{\sqrt{2}} I_{rms} = \frac{I_m}{2} V_{rms} = \frac{V_m}{2}$$
Disadvard asks

Disadvantages:

1. The Ripple factor is low

2. Efficiency 1s low i.e 40.6%.


TUF is also Low.




- > In ideal case the total voltage will delivered across the RL. But in practically some voltage drop existed across the diade junction.
- -> The diode D2 in open circuit condition ice it acts as a OFF switch.


During the Negative halt Cycle: >>

- -In this case the diode Dy is reverse biased because of Negative power supply and the diode by is forward biased
- because of positive power supply. , the total current will deliever across the Load resistor
- Ri Via/through Di. In Ideal the total voltage will appear across the Ri but in practical Some voltage is existed across the junction.



rectifier -> The output wave form tox the full wave as shown below





The Current Is through the diode Do is Is I = Imsincot octet .. The total current I = I1 + I2 => Imsinut+o

Imsinwt

DO OUTPUT CURRENT: >] X

Analysis:>

Sinusoidal voltage vi be applied to the Input of a rectifier

ie Vi= Vmsi'nut

The current through the load resistor RL is give By II = Imsinut for ocutett I1 = 0 for HE wt & IT Similarly the current through prode Do and load Resistor RI is given by Iz= o for o wt st $I_2 = 0 \quad \text{for} \quad 0 \leq wt \leq 11$ $I_2 = Imsincot \quad \text{for} \quad \text{II} \leq wt \leq 211$.. The total current I = I1+ I2 of The Average (or) pc out put eurrent: Idc is given by $Idc = \frac{1}{2\pi} \int I_1 d(\omega t) + \int I_2 d(\omega t)$ Im sincet dout) to + I Im sincet dwt = Im + Im = 2 Im = 0 318 Im 1. Jdc=21m Substituting the value of Im $R_{f}+R_{L}$ $Idc = \frac{3}{11} \frac{V}{(R_{f}+R_{L})}$ Resistance ofJm = Vm Ry is the torward Dynamic Resistance of Average (or) De output voltage (vacor vde) The de output voltage is given by Vdc = Jdcx Rx = 21m x RE rate amost most, 1252 St.

Voc =
$$\frac{1}{11} \frac{VmR_L}{R_L + R_L}$$

If $R_L >> R_L + R_L$

If $R_L >> R_L$

$$V_{SMS} = V_{M}$$

$$V_{2} \left(1 + \frac{R_{1}}{R_{L}}\right)$$

if RL >>Rf them Voms = Vm

v) Rectifier Efficiency:

The ratio of occoutput power to the ac input power

$$\frac{y}{Pac} = \frac{Pdc}{Pac}$$

$$\frac{Pdc}{Pac} = \frac{4\text{Im}R_L}{4P^2}$$

$$\frac{Pac}{Pac} = \frac{1}{7}\text{ms}(R_L + R_L)$$

$$\frac{y}{Pdc} = \frac{Pac}{Tr^2} = \frac{4 \pm mRL}{Tr^2} \times \frac{2}{Tr} (R_L + R_T)$$

Ripple tactor: >>

It is given by $s = \sqrt{\frac{I_{xms}}{I_{dc}}}^2 - 1$ (or) $s = \sqrt{\frac{v_{xms}}{v_{dc}}}^2$

$$y = \sqrt{\frac{\sqrt{3} \sqrt{4}}{2^{1}}}$$

$$d = \sqrt{\frac{11}{2\sqrt{2}}} = 0.48 \Rightarrow d = \sqrt{\frac{11}{2\sqrt$$

1. of Regulation: > Vnoload - Vrall Load

$$Y$$
 Regulation = $\frac{RA}{RL}$ x100

$$Vdc = Idc \times Rc$$

$$= 2ImRL$$

$$= 2Vm - IdcRH$$

Transformer utilization factor:

TUF =
$$(TUF)P+(TUF)S+(TUF)S$$

= $0.812+0.287+0.287=0.693$

Peak Inverse voltage: It is the maximum possible voltage across diode when it is Reverse brased

Form factor: > It is defined as the rms value of the ac component present in the output to the average value of the component present in the dc output

$$F = \frac{Im}{\sqrt{2}} = 0.707 Im$$


$$\frac{2 Im}{11} = 0.63 Im$$

Peak factor: > It is defined as the ratio of peak value of the output to the rms value of the ac component present in the output

MRITS

BRIDGE RECTIFIER: (Without tilter)

- The full wave reclifier circuit requires a center topped transformer.
- In full wave rectifier only one half of the AC voltage is utilized to convert into DC output.
- the bridge rectifier circuit.



CONSTRUCTION:>

In this Bridge Rectifier circuit one step down transformer and 4 diodes, 1 Load resistor is used. Here the 4 diodes are connected in the form of bridge so it is called Bridge rectifier.

-> The output is taken across the RL. -


Operation !=>


90

During the positive halt cycle :>

D1, D3 Forward bias + ON D2, D4 Reverse bias > 0 FF

open.







The this case D, D3 are Forward bias & D2, D4 who teverse bias

The conducting diodes are in series with the load resistor

During Negative half cycle:>

During the -ve half cycle the tve voltage will deliever across the anodes of D2 and D4, the -ve voltage will deliever deliver across the eathodes of D2 and D4. So the diodes D2 and D4 are in Forward Bias and the diode D7 and D3 are in Reverse Bias because of the tve power supply across cathode of D1 and D3.





136VH2 39 LE DA POZ ACTOR L

capacitor allow enly AC & it only blocks be

Analysis:

MRITS

i. De output current are average current Ide = 2 Im

e. average voltage (or) De output voltage

4. Rms voltage \text{Vams} = \frac{Im}{\sqrt{2}}

5. Efficiency of = Pdc x100 tallwave rediffer pac = 81.2%

6. percentage of regulation = V No Load - V Full Load V FULL LOAD.

7. Fran stormer utilisation factor TUF=0.693 8. torm factor = 1.12

9. Peak tactor = 12 = 1.414 - * ripple bacture. 412

V-I characteristics of P-N Junction diode: The diode will operated in 2 modes 1. Forward bias mode 2-Reverse bias mode. Forward Bias! > The p-type is connected is positive and N. tupe is connected to Negative then the diode will be in forward Bias. Cut-in-voltage: > - It is the minimum voltage for the diode to flow the current in It. The cut-in-voltage for Si is 0.6 0x 0.7 and Gie i's 0.2 (or) The cut-in-voltage will depends on the doping concentration and temperature. The diode current Equation is ID = Io(e / nvr 1) To Leakage current V - Janction voltage

ID = IO eV/MVT _ IO


ID = IO eV/MVT [I JO << IO eV/MVT]

TH increase in the to a second of the formula of the


will decrease. In 50 40 30

50 40 30 V3 V3 V

Reverse bias: Gondifion := que & The p-type is connected into 1 p-type is connected to the then the diode is in reverse bias Reverse bias condition the current will flow because of minority charge carriers that current is called as Leakage current. Break down region Negative only direction is . re total chered by the IDE IO (eVINV, -1) Ip = Io c / y VT - Io TO = - To [: To >> Ioc VINVT] Diode States Resistance: -> The diode refers 2 resistance 1. Static Resistance. 2. Dynamic Resistance. 1. Static Resistance: > It is the resistance offered by the p-n junction diode under Dc conditions. Therefore the static resistance is also called as De resistance. - It is the ratio of voltage across the diode to current through the dioole, $R_s = \frac{V_D}{I_D}$ The resistor offered in forward bias condition is called forward static resistance.




That resistance is reverse static resistance.



Dynamic Resistance: It is the resistance offered by the p-n junction diode under Ac conditions. Therefore the dynamic resistance is also called as Ac resistance.

The Dc resistance is always greater than Dynamic resistance the dynamic resistance is represented with 'x'.

The Dynamic resistance is the reciprocal of the V-I characteristics



slope
$$= \frac{1}{\Delta I/\Delta V} = V = \frac{\Delta V}{\Delta I}$$

$$V = \frac{V}{I}$$

Forward dynamic Resistance != yvT Diffusion Capacitance! > 9 180 bon From it will show a horto A -> change in the charge with respect to change in voltage

is called capacitance. In Forward Bias condition the p-n junction deade offers some capacitance that capacitance is called Diffusion capacitance.

-> Generally it ranges from nano faraday to Micro Farad nf - HF

-> The ditfusion capacitance is directly proportional to the current which flows from the junction.

COXI The sener diace to commission water tilles are similar at the Morrow the Sunctifu I. Toole at the country

-> The diffusion capacitance is possible due to the holes & due to the electrons.

voltage is consider that it you is such and return deale

Diode Switching Characteristics:

1. Switching time of a P-N Junction didde is depends on Reverse recovering time.

2. For fast Switching operations the reverse recovering

3. Switching time of a projunction drode is q=10 times of Revers e recoveriges time.

4. Commerically the available P-N Junction diades are with the switching speed of micro seconds - Nano seconds, where as specially designed p-N Junction diodes gives the Switching speed of range pico Seconds. (10-12)

CONTRACTOR OF

TO BOOK BB 38 350


Zener diode! > ve = 1 = 1 partition semant beauti
apabilities and to operate in break down region
The zener diode is a heavily doped p-N Junction diode To make the zener diode silicon is used because it with stands too higher temperature.
Anode p N cathode 1 11 vilora rom
Anode cathoder. A school tolder to the off
The zener diode torward characteristics are similar
to the Normal PN Junction diode but the cat-in voltage is greater than the P-N Junction diode.
region diode always operates in reverse breakdown
Vz - the state of
The Zener diode will operate in 2 modes 1. Forward bias 2. Reverse bias
the Zener diode will operate in 2 modes
1. Forward bias 12. Reverse bias.
to so the less forty of the so the
Aprile Should tree of the first of the State
Scotten of the time
Reverse second the toutlable p. 11 Junior Seconds - Mano
a commexically the truthous of micro seconds Hono
denter alone preak down occurs in benouse at
Avalanche Effect i.e Avalanche Break down, Zener
Break down Por heavily Asped N+
Per Aore N+ Commes abrons
ececco concerno
ecceso deporto
COCCOCO COCCOCO
COCCCO COCCO

Reverse Biasi - Condition: The zener diode is designed to operate in Reverse bibs mode i.e it going to be work in reverse break down region.

- AT Low doping concentration at high reverse bias

Avalanche Break down eoccurs.


-) AT high doping concentration and Low reverse bias zener Break down occurs.




- Initially available charge carriers do not acquire sufficient energy to distrubt the bond. But it is possible to initiate break down through direct rapture of the bond because of existence of strong electric field across the junction.

-> The Zener breakdown happens at less than 6 volts.

-> zener break down voltage is having negative temperature co-efficient i.c as temperature 1 breakdown voltage 1.




The zener breakdown voltage is less than the Avalanche breakdown voltage.



Tunnel Mave diode :> Cal Projection of the 1. It is a special type P-N Junction diode.


2. It is made up of degenerative semi conductor parcue tugico cuel



3. In Tunnel diode the cut-in-voltage more than normal P.N Junction diode to ust - 112 Dansold off out of dal

In Tunnel diode the depletion region coidth is 1 ph sandion diede. around 100 Ao

characteristics of a Tannel diode is shown not posses bound on setting of otron of




- The peak and valley points of Tunnel dilode offers b'conductivity and intrnite resistance not wos
- -> In Between these points the tunnel drode offers -ve' resistance and these characteristics is used to degenerate into oscillations. aditional distribution toon coupling power efficiency

Advantages'=


- 1. Low cost.
- 2. 8 mall size.
- 3. Low noise.
- 4. low power
 - 5. Simple to Fabricalt.

Connet Maye Vehicates Disadvantage!> special type p. N. Jungton died 1. It is 2 terminal device to monson to an about es 2. Low output swing. Applications:=> 1. It used as Microwave oscillator 2. It is used as high speed switch. LED: - converts electrical signal into Light signal. -> LED stands for light emitting diodet show back of TED is also like Normal PN-Junction deade, but its. doping concentration is slightly more than the normal PN Junction drode. > LED made up of direct band gap semiconductors LED works based on stimulated obosorption and Spontaneous emission. -> The symbol of the LED 13 -> LED operates in Forward bias. 1014 Advantages !> 1. Low cost 2. Simple Fabricate. 3. Simple drive circuit. In station wellow has also all 4. Low temperature dependency. Die officion proposis Disadvantages: In Between the turner discussed in 1. Low directivity and appropriate bis sonotales 3. Low coupling power efficiency Electrical = Light too wot. .. 8 कावधी डांट्रट 3. Low noise 4. Low power Stimulated atom Spontaneous Emission

photo diode! > convert light signal into electrical signal It is also like Normal PN Junction diode. But its doping concentration is slightly less than the Normal PN Junction Diode.



- photo diode operates In Reverse Bias The feloment current is Ip = Io [1-e-3/no+ + Is



light = Electrical

Respensivity: > It is the ratio of photo diode output current to incident power;


R = JP Alw

The photo diode is used to convert the light signal into electrical signal".

-> The symbol of photo diode is


Advantages: >

- 1 Sample and Fabricate
- 2. Low cost
- 3. Linearily
- 4. Low Temperature Dependency. V-I characteristies. Dis advantages! =
 - 1. Low coupling power efficiency
 - 2- Harmonic Distribution
 - 3. Low Directivity



CLIPPERS:> The clipper circuits are used to avoid the anwanted portion of the wave form. -) It is also called as limiters, slicers, Amplitude selection Types of clippers. Un Brased Brased Clipper circuit clipper circuit unbrased tre Brased Unbrased Biased fue clipper clipper -ve clipper - Ve clipper series shunt series shunt Series shunt Unbiased serie, Unbiased serie, fue clipper -ve clipper -> does not provided with any reference. UnBiased Positive dipper: > The positive dippers are used to clip the fue portions of wave form & allow the -ve postion of the wave form vm AC SURLY case(i) During tre half cycle:= In this case the diode consider Reverse Bias i've open circuit, no current will flow through Re and Hence out put is equal to zero PLOTE STORE output case ii During - ve halt cy de! In this case consider FiB i e short circuit & Hence the total current will Relivered across Vo= IORL Io Slope


Un-Biased - ve clipper :- The -ve clippers are used to dip the - ve portions of the wave form and allow the tre portion of the wave form. case(i) the half cycles In this case the diode D is in forward bias condition i.e on state and hence the total current will delivered across The RL ZRL vo case ii -ve half cycle: In this case the diode D is in Reverse bias i.e off state" and hence no current will delivered across RL. Dude ber the start sould the Brased clippen: rase(i) :- During the tre halt cycle the same portron of the input signal lesser than reference voltage. In this case the diode is In R.B 1.e sc . and Hence the total current will developed across RL



.al. opplie

Vrefz+/+

Vrefz



greater than the -ve reference voltage.

or in this case the diode by is In R.B 1.e open circuit a hence the total current will delievered across the RI Hence Solp = In/P

Vo = Um x RL

RitRL

Vmax = Vmax · RL

RitRL

easeii : During the -ve half cycle the Input is less than the -ve reference then the diode is on state ine Forward Bias & hence the output voltage Now become

Vo = - Vret

UNIT-II

BIPOLAR JUNCTION TRANSISTOR

The transistor was invented in 1947 by John Bardeen, Walter Brattain and William Shockley at Bell Laboratory in America.

A transistor is a semiconductor device, commonly used as an Amplifier or an electrically Controlled Switch.

There are two types of transistors:

- 1) Unipolar Junction Transistor
- 2) Bipolar Junction Transistor


In Unipolar transistor, the current conduction is only due to one type of carriers i.e., majority charge carriers. The current conduction in bipolar transistor is because of both the types of charge carriers i.e., holes and electrons. Hence it is called as Bipolar Junction Transistor and it is referred to as BJT.

BJT is a semiconductor device in which one type of semiconductor material is sand witched between two opposite types of semiconductor i.e., an n-type semiconductor is sandwiched between two p-type semiconductors or a p-type semiconductor is sandwiched between two n-type semiconductor. Hence the BJTs are of two types.

They are:

- 1) n-p-n Transistor
- 2) p-n-p Transistor

The two types of BJTs are shown in the figure below.



The arrow head represents the conventional current direction from p to n.

Transistor has three terminals.

- 1) Emitter
- 2) Base
- 3) Collector

G F Harish Reddy, Department of ECE-MRITS

1

Transistor has two p-n junctions. They are:

1) Emitter-Base Junction

Collector-Base Junction

Emitter: Emitter is heavily doped because it is to emit the charge carriers.

Base: The charge carriers emitted by the emitter should reach collector passing through

the base. Hence base should be very thin and to avoid recombination, and to

provide more collector current base is lightly doped.

Collector: Collector has to collect the most of charge carriers emitted by the emitter. Hence

the area of cross section of collector is more compared to emitter and it is

moderately doped.

Transistor can be operated in three regions.

1) Active region.

2) Saturation region.

3) Cut-Off region.

Active Region: For the transistor to operate in active region base to emitter junction is

forward biased and collector to base junction is reverse biased.

Saturation Region: Transistor to be operated in saturation region if both the junctions i.e.,

collector to base junction and base to emitter junction are forward biased.

Cut-Off Region: For the transistor to operate in cut-off region both the junctions i.e., base

to emitter junction and collector to base junction are reverse biased.


Transistor can be used as

1) Amplifier 2) Switch

For the transistor to act as an amplifier, it should be operated in active region. For the transistor to act as a switch, it should be operated in saturation region for ON state, and cut-off region for OFF state.

Transistor Operation:

Working of a n-p-n transistor:



The n-p-n transistor with base to emitter junction forward biased and collector base junction reverse biased is as shown in figure.

As the base to emitter junction is forward biased the majority carriers emitted by the n-type emitter i.e., electrons have a tendency to flow towards the base which constitutes the emitter current I_{F} .


As the base is p-type there is chance of recombination of electrons emitted by the emitter with the holes in the p-type base. But as the base is very thin and lightly doped only few electrons emitted by the n-type emitter less than 5% combines with the holes in the p-type base, the

remaining more than 95% electrons emitted by the n-type emitter cross over into the collector region constitute the collector current.

The current distributions are as shown in fig

$I_E = I_B + I_C$

Working of a p-n-p transistor:



The p-n-p transistor with base to emitter junction is forward biased and collector to base junction reverse biased is as show in figure.

As the base to emitter junction is forward biased the majority carriers emitted by the p-type emitter i.e., holes have a tendency to flow towards the base which constitutes the emitter current I_{F}

As the base is n-type there is a chance of recombination of holes emitted by the emitter with the electrons in the n-type base. But as the base us very thin and lightly doped only few electrons less than 5% combine with the holes emitted by the p-type emitter, the remaining 95% charge carriers cross over into the collector region to constitute the collector current.

The current distributions are shown in figure.

$$I_E = I_B + I_C$$

Current components in a transistor:

The figure below shows the various current components which flow across the forward-biased emitter junction and reverse-biased collector junction in P-N-P transistor.




Figure. Current components in a transistor with forward-biased emitter and reverse-biased collector junctions.

The emitter current consists of the following two parts:

- 1) Hole current I_{pE} constituted by holes (holes crossing from emitter into base).
- 2) Electron current I_{nE} constituted by electrons (electrons crossing from base into the emitter).

Therefore, Total emitter current $I_E = I_{pE}$ (majority) + I_{nE} (Minority)

The holes crossing the emitter base junction J_E and reaching the collector base junction J_C constitutes collector current $I_\text{pC}.$

Not all the holes crossing the emitter base junction J_E reach collector base junction J_C because some of them combine with the electrons in the n-type base.

Since base width is very small, most of the holes cross the collector base junction J_C and very few recombine, constituting the base current $(I_{pE} - I_{pC})$.

When the emitter is open-circuited, $I_E=0$, and hence $I_{pC}=0$. Under this condition, the base and collector together current I_C equals the reverse saturation current I_{CO} , which consists of the following two parts: I_{PCO} caused by holes moving across I_C from N-region to P-region.

 I_{nCO} caused by electrons moving across I_{C} from P-region to N-region. $I_{\text{CO}} = I_{\text{nCO}} + I_{\text{pCO}}$

In general, $I_C = I_{nC} + I_{pC}$

Thus for a P-N-P transistor, $I_E = I_B + I_C$

Transistor circuit configurations:

Following are the three types of transistor circuit configurations:

- 1) Common-Base (CB)
- 2) Common-Emitter (CE)
- 3) Common-Collector (CC)

Here the term 'Common' is used to denote the transistor lead which is common to the input and output circuits. The common terminal is generally grounded.

It should be remembered that regardless the circuit configuration, the emitter is always forward-biased while the collector is always reverse-biased.




Fig. Common - Base configuration




Fig. Common - emitter configuration




Fig. Common - Collector configuration

Common - Base (CB) configurations:

In this configuration, the input signal is applied between emitter and base while the output is taken from collector and base. As base is common to input and output circuits, hence the name common-base configuration. Figure show the common-base P-N-P transistor circuit.




Fig. Common - base PNP transistor amplifier.

Current Amplification Factor (α) :

When no signal is applied, then the ratio of the collector current to the emitter current is called dc alpha ($\alpha_{\rm dc}$) of a transistor.

 α' of a transistor is a measure of the quality of a transistor. Higher is the value of α' , better is the transistor in the sense that collector current approaches the emitter current.

By considering only magnitudes of the currents, $I_C = \alpha I_E$ and hence $I_B = I_E - I_C$ Therefore, $I_B = I_E - \alpha I_E = I_E (1 - \alpha)$ (2)

When signal is applied, the ratio of change in collector current to the change in emitter current at constant collector-base voltage is defined as current amplification factor,

$$\alpha_{dc} = -\frac{\Box I_C}{\Box I_E} \dots (3)$$

For all practical purposes, α_{dc} = α_{ac} = α and practical values in commercial transistors range from 0.9 to 0.99.

Total Collector Current:

The total collector current consists of the following two parts:

- i) α I_E , current due to majority carriers
- ii) I_{CBO}, current due to minority carriers

:. Total collector current $I_C = \alpha I_E + I_{CBO}$ (4)

The collector current can also be expressed as $I_C = \alpha (I_B + I_C) + I_{CBO}$ (: $I_E = I_B + I_C$)

$$\Rightarrow I_C(1-\alpha) = \alpha I_B + I_{CBO}$$

$$\Rightarrow I_C = \left(\frac{\alpha}{1-\alpha}\right)I_B + \left(\frac{1}{1-\alpha}\right)I_{CBO} \quad (5)$$

Common-Emitter (CE) configuration:

In this configuration, the input signal is applied between base and emitter and the output is taken from collector and emitter. As emitter is common to input and output circuits, hence the name common emitter configuration.

Figure shows the common-emitter P-N-P transistor circuit.




Fig. Common-Emitter PNP transistor amplifier.

Current Amplification Factor (β):

When no signal is applied, then the ratio of collector current to the base current is called dc beta (eta_{dc}) of a transistor.

$$\beta_{dc} = \beta = \frac{I_C}{I_B} \dots (1)$$

When signal is applied, the ratio of change in collector current to the change in base current is defined as base current amplification factor. Thus,

$$\beta_{dc} = \beta = \frac{\Box I_C}{\Box I_R} \qquad \dots (2)$$

From equation (1), $I_C = \beta I_B$

Almost in all transistors, the base current is less than 5% of the emitter current. Due to this fact, $^{\circ}\beta'$ ranges from 20 to 500. Hence this configuration is frequently used when appreciable current gain as well as voltage gain is required.

Total Collector Current:

The Total collector current $I_C = \beta I_B + I_{CEO}$ (3

Where I_{CEO} is the leakage current.

But, we have,
$$I_C = \left(\frac{\alpha}{1-\alpha}\right)I_B + \left(\frac{1}{1-\alpha}\right)I_{CBO}$$
(4)

Comparing equations (3) and (4), we get

$$\beta = \frac{\alpha}{1-\alpha}$$
 and $I_{CEO} = \frac{1}{1-\alpha}I_{CBO}$ (5)

Relation between α and β :

Common - Collector (CC) Configuration:

In this configuration, the input signal is applied between base and collector and the output is taken from the emitter. As collector is common to input and output circuits, hence the name common collector configuration. Figure shows the common collector PNP transistor circuit.




Fig. Common collector PNP transistor amplifier.

Current Amplification Factor (γ):

When no signal is applied, then the ratio of emitter current to the base current is called as dc gamma ($\gamma_{\rm dc}$) of the transistor.

When signal is applied, then the ratio of change in emitter current to the change in base current is known as current amplification factor Υ' .

$$\gamma_{ac} = \gamma = \frac{\Box I_E}{\Box I_B} \qquad \dots (2)$$

This configuration provides the same current gain as common emitter circuit as $\Box I_F pprox \Box I_C$ but the voltage gain is always less than one.

Total Emitter Current:

We know that
$$I_E = I_B + I_C$$
 Also $I_C = \alpha I_E + I_{CBO}$
$$\Rightarrow I_E = I_B + (\alpha I_E + I_{CBO})$$

$$\Rightarrow I_E (1-\alpha) = I_B + I_{CBO}$$

$$\Rightarrow I_E = \frac{I_B}{1-\alpha} + \frac{I_{CBO}}{1-\alpha}$$
 (or)
$$\Rightarrow I_E = (1+\beta)I_B + (1+\beta)I_{CBO}$$
(3)

Relation between γ and α :

We know that
$$\gamma = \frac{I_E}{I_B}$$
 and $\alpha = \frac{I_C}{I_B}$
Also $I_B = I_E - I_C$

Now $\gamma = \frac{I_E}{I_E - I_C} = \frac{1}{1 - \frac{I_C}{I_E}} = \frac{1}{1 - \alpha}$

$$\therefore \gamma = \frac{1}{1 - \alpha}$$
(4)

Relation between γ and β :

We know that
$$\frac{1}{1-\alpha} = 1 + \beta$$

$$\therefore$$
 From equation (4), $\gamma = \frac{1}{1-\alpha} = 1+\beta$ (5)

Characteristics of Common-Base Circuit:

The circuit diagram for determining the static characteristic curves of an NPN transistor in the common base configuration is shown in fig. below.

G F Harish Reddy, Department of ECE-MRITS




Fig. Circuit to determine CB static characteristics.

Input Characteristics:

To determine the input characteristics, the collector-base voltage V_{CB} is kept constant at zero volts and the emitter current I_E is increased from zero in suitable equal steps by increasing V_{EB} . This is repeated for higher fixed values of V_{CB} . A curve is drawn between emitter current I_E and emitter-base voltage V_{EB} at constant collector-base voltage V_{CB} .

The input characteristics thus obtained are shown in figure below.





Fig. CB Input characteristics.

Early effect (or) Base - Width modulation:

As the collector voltage V_{CC} is made to increase the reverse bias, the space charge width between collector and base tends to increase, with the result that the effective width of the base decreases. This dependency of base-width on collector-to-emitter voltage is known as Early effect (or) Base-Width modulation.



Thus decrease in effective base width has following consequences:

- i. Due to Early effect, the base width reduces, there is a less chance of recombination of holes with electrons in base region and hence base current I_{B} decreases.
- ii. As I_B decreases, the collector current I_C increases.
- iii. As base width reduces the emitter current I_{E} increases for small emitter to base voltage.
- iv. As collector current increases, common base current gain (α) increases.

Punch Through (or) Reach Through:

When reverse bias voltage increases more, the depletion region moves towards emitter junction and effective base width reduces to zero. This causes breakdown in the transistor. This condition is called "Punch Through" condition.

Output Characteristics:

To determine the output characteristics, the emitter current I_{E} is kept constant at a suitable value by adjusting the emitter-base voltage V_{EB} . Then V_{CB} is increased in suitable equal steps and the collector current I_{C} is noted for each value of I_{E} . Now the curves of I_{C} versus V_{CB} are plotted for constant values of I_{E} and the output characteristics thus obtained is shown in figure below.




Fig. CB Output characteristics

From the characteristics, it is seen that for a constant value of I_E , I_C is independent of V_{CB} and the curves are parallel to the axis of V_{CB} . Further, I_C flows even when V_{CB} is equal to zero. As the emitter-base junction is forward biased, the majority carriers, i.e., electrons, from the emitter are injected into the base region. Due to the action of the internal potential barrier at the reverse

biased collector-base junction, they flow to the collector region and give rise to I_C even when V_{CB} is equal to zero.

Transistor Parameters:

The slope of the CB characteristics will give the following four transistor parameters. Since these parameters have different dimensions, they are commonly known as common base hybrid parameters (or) h-parameters.

i) Input Impedance (hib):

It is defined as the ratio of change in (input) emitter to base voltage to the change in (input) emitter current with the (output) collector to base voltage kept constant. Therefore,

$$h_{ib} = \frac{\Delta V_{EB}}{\Delta I_E}$$
 , V_{CB} constant

It is the slope of CB input characteristics curve.

The typical value of h_{ib} ranges from 20Ω to 50Ω .

ii) Output Admittance (hob):

It is defined as the ratio of change in the (output) collector current to the corresponding change in the (output) collector-base voltage, keeping the (input) emitter current I_{F} constant. Therefore,

$$h_{ob} = \frac{\Delta I_C}{\Delta V_{CB}}$$
, I_E constant

It is the slope of CB output characteristics I_C versus V_{CB}.

The typical value of this parameter is of the order of 0.1 to 10μmhos.

iii) Forward Current Gain (hfb):

It is defined as a ratio of the change in the (output) collector current to the corresponding change in the (input) emitter current keeping the (output) collector voltage V_{CR} constant. Hence,

$$h_{fb} = \frac{\Delta I_C}{\Delta I_E}$$
 , V_{CB} constant

It is the slope of I_C versus I_E curve. Its typical value varies from 0.9 to 1.0.

iv) Reverse Voltage Gain (h_{rb}):

It is defined as a ratio of the change in the (input) emitter voltage and the corresponding change in (output) collector voltage with constant (input) emitter current, I_E.

Hence,
$$h_{rb} = \frac{\Delta V_{EB}}{\Delta V_{CB}}$$
, I_{E} constant.

It is the slope of V_{EB} versus V_{CB} curve. Its typical value is of the order of 10^{-5} to 10^{-4} .

Characteristics of Common-Emitter Circuit:

The circuit diagram for determining the static characteristic curves of the an N-P-N transistor in the common emitter configuration is shown in figure below.




Fig. Circuit to determine CE Static characteristics.

Input Characteristics:

To determine the input characteristics, the collector to emitter voltage is kept constant at zero volts and base current is increased from zero in equal steps by increasing V_{BE} in the circuit. The value of V_{BE} is noted for each setting of I_B . This procedure is repeated for higher fixed values of V_{CE} , and the curves of I_B versus V_{BE} are drawn.

The input characteristics thus obtained are shown in figure below.




Fig. CE Input Characteristics.

When $V_{CE}=0$, the emitter-base junction is forward biased and he junction behaves as a forward biased diode. When V_{CE} is increased, the width of the depletion region at the reverse biased collector-base junction will increase. Hence he effective width of the base will decrease. This effect causes a decrease in the base current I_B . Hence, to get the same value of I_B as that for $V_{CE}=0$, V_{BE} should be increased. Therefore, the curve shifts to the right as V_{CE} increases.

Output Characteristics:

To determine the output characteristics, the base current I_B is kept constant at a suitable value by adjusting base-emitter voltage, V_{BE} . The magnitude of collector-emitter voltage V_{CE} is increased in suitable equal steps from zero and the collector current I_C is noted for each setting of V_{CE} . Now the curves of I_C versus V_{CE} are plotted for different constant values of I_B . The output characteristics thus obtained are shown in figure below.




Fig. CE Output characteristics

The output characteristics of common emitter configuration consist of three regions: Active, Saturation and Cut-off regions.

Active Region:

The region where the curves are approximately horizontal is the "Active" region of the CE configuration. In the active region, the collector junction is reverse biased. As V_{CE} is increased, reverse bias increase. This causes depletion region to spread more in base than in collector, reducing the changes of recombination in the base. This increase the value of α_{dc} . This Early effect causes collector current to rise more sharply with

increasing V_{CE} in the active region of output characteristics of CE transistor.

Saturation Region:

If V_{CE} is reduced to a small value such as 0.2V, then collector-base junction becomes forward biased, since the emitter-base junction is already forward biased by 0.7V. The input junction in CE configuration is base to emitter junction, which is always forward biased to operate transistor in active region. Thus input characteristics of CE configuration are similar to forward characteristics of p-n junction diode. When both the junctions are forwards biased, the transistor operates in the saturation region, which is indicated on the output characteristics. The saturation value of V_{CE} , designated $V_{CE}(Sat)$, usually ranges between 0.1V to 0.3V.

Cut-Off Region:

When the input base current is made equal to zero, the collector current is the reverse leakage current I_{CEO} . Accordingly, in order to cut off the transistor, it is not enough to reduce $I_B{=}0$. Instead, it is necessary to reverse bias the emitter junction slightly. We shall define cut off as the condition where the collector current is equal to the reverse saturation current I_{CO} and the emitter current is zero.

Transistor Parameters:

The slope of the CE characteristics will give the following four transistor parameters. Since these parameters have different dimensions, they are commonly known as Common emitter hybrid parameters (or) h-parameters.

i) Input Impedance (h_{ib}):

It is defined as the ratio of change in (input) base voltage to the change in (input) base current with the (output) collector voltage (V_{CE}) , kept constant. Therefore,

$$h_{ie} = rac{\Delta V_{BE}}{\Delta I_B}$$
 , $\Delta {
m V_{CE}}$ constant

It is the slope of CB input characteristics I_B versus V_{BE} .

The typical value of h_{ie} ranges from 500Ω to 2000Ω .

ii) Output Admittance (hoe):

It is defined as the ratio of change in the (output) collector current to the corresponding change in the (output) collector voltage. With the (input) base current I_{B} kept constant. Therefore,

$$h_{oe} = \frac{\Delta I_C}{\Delta V_{CE}}$$
 , I_B constant

It is the slope of CE output characteristics I_C versus V_{CE}.

The typical value of this parameter is of the order of 0.1 to $10\mu mhos$.

iii) Forward Current Gain (h_{fe}):

It is defined as a ratio of the change in the (output) collector current to the corresponding change in the (input) base current keeping the (output) collector voltage V_{CE} constant. Hence,

$$h_{fe} = \frac{\Delta I_C}{\Delta I_B}$$
, V_{CE} constant

It is the slope of I_C versus I_B curve.

Its typical value varies from 20 to 200.

iv) Reverse Voltage Gain (h_{re}):

It is defined as a ratio of the change in the (input) base voltage and the corresponding change in (output) collector voltage with constant (input) base current, $I_{\rm B}$. Hence,

$$h_{re} = \frac{\Delta V_{BE}}{\Delta V_{CE}}$$
, I_E constant.

It is the slope of V_{BE} versus V_{CE} curve.

Its typical value is of the order of 10⁻⁵ to 10⁻⁴.

Characteristics of common collector circuit:

The circuit diagram for determining the static characteristics of an N-P-N transistor in the common collector configuration is shown in fig. below.




Fig. Circuit to determine CC static characteristics.

Input Characteristics:

To determine the input characteristic, V_{EC} is kept at a suitable fixed value. The base-collector voltage V_{BC} is increased in equal steps and the corresponding increase in I_B is noted. This is repeated for different fixed values of V_{EC} . Plots of V_{BC} versus I_B for different values of V_{EC} shown in figure are the input characteristics.




Fig. CC Input Characteristics.

Output Characteristics:

The output characteristics shown in figure below are the same as those of the common emitter configuration.




Fig. CC output characteristics.

Comparison:

Table: A comparison of CB, CE and CC configurations

Property	СВ	CE	сс
Input Resistance	Low (About 100Ω)	Moderate (About 750Ω)	High (About 750kΩ)
Output Resistance	High (About 450kΩ)	Moderate (About 45kΩ)	Low (About 25Ω)
Current Gain	1	High	High
Voltage Gain	About 150	About 500	Less than 1
Phase Shift between input and output voltages	0° (or) 360°	CRED _{180°}	0° (or) 360°
Applications	For high frequency circuits	For Audio frequency circuits	For impedance matching

Problem:

- A Germanium transistor used in a complementary symmetry amplifier has $I_{CBO}=10\mu A$ at 27°C and $h_{fe}=50$.
 - (a) find I_C when $I_B=0.25$ mA and
 - (b) Assuming h_{fe} does not increase with temperature; find the value of new collector current, if the transistor's temperature rises to 50° C.

Solution:

Given data:
$$I_{CBO} = 10\mu A$$
 and $h_{fe} (=\beta) = 50$
a) $I_{C} = \beta I_{B} + (1+\beta)I_{CBO}$
 $= 50x(0.25x10^{-3}) + (1+50)x(10x10^{-6})A$
 $= 13.01mA$

b)
$$I'_{CBO}(\beta=50) = I_{CBO} \times 2^{(T_2-T_1)/10}$$

 $= 10 \times 2^{(50-27)/10}$
 $= 10 \times 2^{2.3} \mu A$
 $= 49.2\mu A$
 $I_C \text{ at } 50^{\circ}\text{C is}$
 $I_C = \beta I_B + (1+\beta)I'_{CBO}$
 $= 50 \times (0.25 \times 10^{-3}) + (1+50) \times (49.2 \times 10^{-6})$
 $= 15.01 \text{ mA.}$

TRANSISTOR BIASING

Introduction:

The basic function transistor is to do amplification. The process of raising the strength of a weak signal without any change in its shape is known as faithful amplification.

For faithful amplification, the following three conditions must be satisfied:

- i) The emitter-base junction should be forward biased,
- ii) The collector-base junction should be reverse biased.
- iii) Three should be proper zero signal collector current.

The proper flow of zero signal collector current (proper operating point of a transistor) and the maintenance of proper collector-emitter voltage during the passage of signal is known as 'transistor biasing'.


When a transistor is not properly biased, it work inefficiently and produces distortion in the output signal. Hence a transistor is to be biased correctly. A transistor is biased either with the help of battery (or) associating a circuit with the transistor. The latter method is generally employed. The circuit used with the transistor is known as biasing circuit.

In order to produce distortion-free output in amplifier circuits, the supply voltages and resistances in the circuit must be suitably chose. These voltages and resistances establish a set of d.c. voltage V_{CEQ} and current I_{CQ} to operate the transistor in the active region. These voltages and currents are called quiescent values which determine the operating point (or) Q-Point for the transistor.


The process of giving proper supply voltages and resistances for obtaining the desired Q-Point is called biasing.

DC Load Line:

Consider common emitter configuration circuit shown in figure below:



In transistor circuit analysis generally it is required to determine the value of I_C for any desired value of V_{CE} . From the load line method, we can determine the value of I_C for any desired value of V_{CE} . The output characteristics of CE configuration is shown in figure below:



By applying KVL to the collector circuit

$$-V_C + I_C R_C + V_{CE} = 0$$

$$\Rightarrow V_{CC} = I_C R_C + V_{CE}$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$

If the bias voltage V_{BB} is such that the transistor is not conducting then $I_{C}=0$ and $V_{CE}=V_{CC}$. Therefore, when $I_C=0$, $V_{CE}=V_{CC}$ this point is plotted on the output characteristics as point A.

If
$$V_{CE}=0$$
 then
$$0 = V_{CC} - I_{C}R_{C}$$

$$\Rightarrow I_{C} = \frac{V_{CC}}{R_{C}}$$

Therefore, $V_{CE}=0$, $I_C=\frac{V_{CC}}{R_C}$ this point is plotted on the output characteristics as point B.

The line drawn through these points is straight line 'd.c load line'.

The d.c. load line is plot of I_C versus V_{CE} for a given value of R_C and a given level of V_{CC}. Hence from the load line we can determine the I_C for any desired value of V_{CE}.

Operating Point (or) Quiescent Point:

In designing a circuit, a point on the load line is selected as the dc bias point (or) quiescent point. The Q-Point specifies the collector current $I_{C_{-}}$ and collector to emitter voltage V_{CE} that exists when no input signal is applied.

The dc bias point (or) quiescent point is the point on the load line which represents the current in a transistor and the voltage across it when no signal is applied. The zero signal values of I_C ad V_{CE} are known as the operating point.

Biasing:

The process of giving proper supply voltages and resistances for obtaining the desired Qpoint is called 'biasing'.

How to choose the operating point on DC load line:

The transistor acts as an amplifier when it is operated in active region. After the d.c. conditions are established in the circuit, when an a.c. signal is applied to the input, the base

current varies according to te amplitude of the signal and causes I_{C} to vary consequently producing an output voltage variation. This can be seen from output characterizes.




Fig. Operating point near saturation region gives clipping at the positive peak.

Consider point A which is very near to the saturation point, even though the base current is varying sinusoidally the output current and output voltage is seen to be clipped at the positive peaks. This results in distortion of the signal.

Consider point B which is very near to the cut-off region. The output signal is now clipped at the negative peak. Hence this two is not a suitable operating point.




Fig. Operating point near cut-off region given clipping at the negative peak.

Consider point C which is the mid point of the DC load line then the output signal will not be distorted.




Fig. Operating point at the centre of active region is most suitable.

A good amplifier amplifies signals without introducing distortion. Thus always the operating point is chosen as the mid point of the DC load line.

Stabilization:

The maintenance of operating point stable is known as 'Stabilization'.

There are two factors which are responsible for shifting the operating point. They are:

- i) The transistor parameters are temperature dependent.
- ii) When a transistor is replaced by another of same type, there is a wide spread in the values of transistor parameters.

So, stabilization of the operating point is necessary due to the following reasons:

- i) Temperature dependence of I_C .
- ii) Individual variations and
- iii) Thermal runaway.

Temperature dependence of I_c :

The instability of I_C is principally caused by the following three sources:

- i) The I_{CO} doubles for every 10°C rise in temperature.
- ii) Increase of β with increase of temperature.
- iii) The V_{BE} decreases about 2.5mV per °C increase in temperature.

Individual variations:

When a transistor is replaced by another transistor of the same type, the values of β and V_{BE} are not exactly the same. Hence the operating point is changed. So it is necessary to stabilize the operating point irrespective of individual variations in transistors parameters.

Thermal Runaway:

Depending upon the construction of a transistor, the collector junction can withstand maximum temperature. The range of temperature lies between 60°C to 100°C for 'Ge' transistor and 150°C to 225°C for 'Si' transistor. If the temperature increases beyond this range then the transistor burns out. The increase in the collector junction temperature is due to thermal runaway.

When a collector current flows in a transistor, it is heated i.e., its temperature increases. If no stabilization is done, the collector leakage current also increases. This further increases the transistor temperature. Consequently, there is a further increase in collector leakage current. The action becomes cumulative and the transistor may ultimately burn out. The self-destruction of an unstabilized transistor is known as thermal runaway.

The following two techniques are used for stabilization.

1) Stabilization techniques:

The technique consists in the use of a resistive biasing circuit which permits such a variation of base current I_B as to maintain I_C almost constant in spite of I_{CO} , β and V_{BE} .

2) Compensation techniques:

In this technique, temperature sensitive devices such as diodes, thermistors and sensistors etc., are used. Such devices produce compensating voltages and current in such a way that the operating points maintained stable.

Stability factors:

Since there are three variables which are temperature dependent, we can define three stability factors as below:

i) S: The stability factor 'S' is defined as the ration of change of collector current I_C with respect to the reverse saturation current I_{CO} , keeping β and V_{BE} constant

i.e.,
$$S = \frac{\partial I_C}{\partial I_{CO}} \approx \frac{\partial I_C}{\partial I_{CO}}$$
 $|V_{BE}, \beta \text{ constant}$

ii) S': The stability factor S' is defined as the rate of change of I_C with respect to V_{BE} , keeping I_{CO} and β constant i.e.,

$$S' = \frac{\partial I_C}{\partial V_{BE}} \approx \frac{\partial I_C}{\partial V_{BE}} \Big| I_{CO}, \beta \text{ constant}$$

iii) <u>S'':</u> The stability factor S'' is defined as the rate of change of I_C with respect to β , keeping I_{CO} and V_{BE} constant i.e.,

$$S' = \frac{\partial I_C}{\partial \beta} \approx \frac{\partial I_C}{\partial \beta}$$
 I_{CO}, V_{BE} constant

Ideally, stability factor should be perfectly zero to keep operating point stable.

Practically, stability factor should have the value as minimum as possible.

Derivation of Stability Factor (S):

For a common emitter configuration collector current is given as,

$$I_C = \beta I_B + I_{CEO}$$

$$\Rightarrow I_C = \beta I_B + (1+\beta)I_{CO}$$
.....(1)

Differentiating equation (1) w.r.t. I_C keeping β constant, we get

$$1 = \beta \frac{\partial I_B}{\partial I_C} + (1+\beta) \frac{\partial I_{CO}}{\partial I_C}$$

$$\Rightarrow 1 - \beta \frac{\partial I_B}{\partial I_C} = (1+\beta) \frac{\partial I_{CO}}{\partial I_C}$$

$$\Rightarrow \frac{\partial I_C}{\partial I_{CO}} = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}}$$

$$\Rightarrow S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}} \qquad(2)$$

To obtain S' and S":

In standard equation of $I_{\text{C}}\text{, replace }I_{\text{B}}$ in terms of V_{BE} to get $S^{\prime}\text{.}$

Differentiating equation of I_{C} w.r.t. β after replacing I_{B} in terms of V_{BE} to get S".

Methods of Biasing:

Some of the methods used for providing bias for a transistor are as follows:

- 1) Fixed bias (or) base resistor method.
- 2) Collector to base bias (or) biasing with feedback resistor.
- 3) Voltage divider bias.

1). Fixed bias (or) base resistor method:

A CE amplifier used fixed bias circuit is shown in figure below:




Fig. Fixed bias circuit.

In this method, a high resistance R_B is connected between positive terminal of supply V_{CC} and base of the transistor. Here the required zero signal base current flows through RB and is provided by V_{CC}.

In figure, the base-emitter junction is forward biased because the base is positive w.r.t. emitter. By a proper selection of R_B , the required zero signal base current (and hence $I_C=\beta I_B$) can be made to flow.

Circuit Analysis:

Base Circuit:

Consider the base-emitter circuit loop of the above figure.

Writing KVL to the loop, we obtain

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$\Rightarrow V_{CC} = I_B R_B + V_{BE}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$
But $I_C = \beta I_B + I_{CEO}$

As I_{CEO} is very small, $I_C \approx \beta I_B$

$$\therefore I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$$

 \Rightarrow β , V_{CC} , V_{BE} are constant for a transistor \therefore I_C depends on R_B .

Choose suitable value of $R_{\text{\scriptsize B}}$ to get constant $I_{\text{\scriptsize C}}$ in active region.

$$\therefore R_B = \frac{\left(V_{CC} - V_{BE}\right)\beta}{I_C} \quad \text{(or)} \quad R_B = \frac{\beta V_{CC}}{I_C} \quad \left(\because V_{BE} << V_{CC}\right)$$

Collector Circuit:

Consider the collector-emitter circuit loop of the circuit.

Writing KVL to the collector circuit, we get

$$-V_{CC} + I_B R_B + V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$

Stability factor S:

The stability factor S is given by, $S = \frac{1+\beta}{1-\beta}\frac{\partial I_B}{\partial I_C}$ We have $I_B = \frac{V_{CC} - V_{BE}}{R_B} = \text{constant}$ $\therefore \frac{\partial I_B}{\partial I_C} = 0$ $\therefore S = 1+\beta$

If β =100 then S=101. This shows that I_C changes 101 times as much as any changes in I_{CO} . Thus I_C is dependent upon I_{CO} and temperature.

The value of S is high and has very poor stability.

Stability factor S':

We have
$$I_C = \beta I_B + (1+\beta)I_{CO}$$

But $I_B = \frac{V_{CC} - V_{BE}}{R_B}$

$$\therefore I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B}\right) + (1+\beta)I_{CO}$$

Differentiating the above equation w.r.t. I_C,

We get
$$1 = -\frac{\beta}{R_B} \frac{\partial V_{BE}}{\partial I_C}$$

$$\Rightarrow S' = -\frac{\beta}{R_B}$$

Stability factor S":

We have
$$I_C = \beta I_B + (1+\beta)I_{CO}$$


Differentiating the above equation w.r.t. β ,

$$\frac{\partial I_C}{\partial \beta} = I_B + I_{CO}$$

$$\Rightarrow S'' = \frac{I_C}{\beta} \qquad (:: I_{CO} \text{ is very small } \& I_B = \frac{I_C}{\beta})$$

Problem:

1) Figure below shows a silicon transistor with $\beta = 100$ and biased by base resistor method. Determine the operating point.



Solution:

Given V_{CC} =10V, V_{BE} =0.7V (Silicon transistor), β =100, R_B =930k Ω .

Applying KVL to base-emitter loop, $V_{CC} - V_{BE} = I_B R_B \Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$


$$I_C = \beta I_B = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right) = 100 \left(\frac{10 - 0.7}{930 \times 10^3} \right) = 1 mA$$

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} = I_C R_C \Rightarrow V_{CE} = V_{CC} - I_C R_C$$
$$\Rightarrow V_{CE} = 10 - \left(1 \times 10^{-3} \times 4 \times 10^3\right) = 6V$$

.. Operating point is (6V, 1mA)

2. For the following circuit shown in figure below, find the operating point.




Solution:

DC equivalent of above circuit is shown below.

KVL to base-emitter loop is

$$-V_{CC} + I_B R_B + V_{BE} + (I_C + I_B) R_E = 0$$

$$I_B R_B + \beta I_B R_E + I_B R_B = V_{CC} - V_{BE}$$



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta)R_E}$$

$$\therefore I_B = \frac{20 - 0.7}{(430 + 51) \times 10^3} = 40.1 \mu A$$

$$I_C = \beta I_B = 2.01 mA$$

KVL to collector-emitter loop is

$$-V_{CC} + I_{C}R_{C} + V_{CE} + I_{C}R_{E} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_{C}(R_{C} + R_{E})$$

$$V_{CE} = 20 - 2.01 \times 10^{-3} (2 + 1) \times 10^{3} = 20 - 6.03 = 13.97V$$

.. Operating point is Q (13.97V, 2.01mA)

Advantages of fixed bias circuit:

- 1. This is a simple circuit which uses very few components.
- 2. The operating point can be fixed anywhere in the active region of the characteristics by simply changing the values of R_B. Thus, it provides maximum flexibility in the design.

Disadvantages of fixed bias circuit:

- 1. With the rise in temperature the operating point if not stable.
- 2. When the transistor is replaced by another with different value of β , the operating point with shift i.e., the stabilization of operating point is very poor in fixed bias circuit.

Because of these disadvantages, fixed bias circuit required some modifications. In the modified circuit, R_B is connected between collector and base. Hence the circuit is called 'collector to base' bias circuit.

2). Collector to Base bias (or) Biasing with feedback resistor:

A CE amplifier using collector to base bias circuit is shown in the figure. In this method, the biasing resistor is connected between the collector and the base of the transistor.




Fig. Collector-to-Base bias circuit.

Circuit Analysis:

Base Circuit:

Consider the base-emitter circuit, applying the KVL to the circuit we get,

But $I_C = \beta I_B$

$$\therefore I_C = \frac{\beta (V_{CC} - I_C R_C - V_{BE})}{R_C + R_B}$$
(2)

Collector circuit:

Consider the collector-emitter circuit, applying the KVL to the circuit we get

Stability factor S:

The stability factor S is given by,

$$S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}}$$

We have
$$I_B = \frac{V_{CC} - V_{BE} - I_C R_C}{R_B + R_C} = \text{constant}$$

Differentiating the above equation w.r.t. I_C we get

$$\frac{\partial I_B}{\partial I_C} = -\frac{R_C}{R_C + R_B}$$

$$\therefore S = \frac{1 + \beta}{1 + \beta \frac{R_C}{R_C + R_B}} \qquad(4)$$

The stability factor S is smaller than the value obtained by fixed bias circuit. Also 'S' can be made smaller by making R_B small (or) R_C large.

Stability factor S':

We have
$$I_C = \frac{\beta \left(V_{CC} - V_{BE} - I_C R_C \right)}{R_C + R_B}$$

Differentiating the above equation w.r.t. I_C,

We get

Stability factor S":

We have
$$I_C = \frac{\beta \left(V_{CC} - V_{BE} - I_C R_C \right)}{R_C + R_B}$$

Differentiating the above equation w.r.t. β,

We get

$$\frac{\partial I_C}{\partial \beta} = \frac{V_{CC} - V_{BE}}{R_C + R_B} - \frac{R_C}{R_C + R_B} \left[I_C + \beta \frac{\partial I_C}{\partial \beta} \right]$$

$$R_C = \frac{V_{CC} - V_{DC} - I_C R_C}{R_C + R_B}$$

$$\Rightarrow \frac{\partial I_C}{\partial \beta} \left[1 + \beta \frac{R_C}{R_C + R_B} \right] = \frac{V_{CC} - V_{BE} - I_C R_C}{R_C + R_B}$$

$$\Rightarrow \frac{\partial I_C}{\partial \beta} \left[R_B (1+\beta) R_C \right] = V_{CC} - V_{BE} - I_C R_C$$


$$\Rightarrow S'' = \frac{V_{CC} - V_{BE} - I_C R_C}{R_B + (1+\beta) R_C}$$

Problems:

- An N-P-N transistor with β =50 is used in a CE circuit with V_{CC}=10V, R_C=2kΩ. The bias is obtained by connecting a 100kΩ resistance from collector to base. Assume V_{BE}=0.7V. Find
 - i) the quiescent point andii) Stability factor 'S'

Solution:

i) Applying KVL to the base circuit,



$$V_{CC} = (I_B + I_C)R_C + I_BR_B + V_{BE}$$

$$\Rightarrow V_{CC} = I_B (R_C + R_B) + I_CR_C + V_{BE}$$

$$\therefore I_B = \frac{V_{CC} - V_{BE} - I_CR_C}{R_C + R_B} \quad \therefore I_C = \frac{\beta (V_{CC} - V_{BE} - I_CR_C)}{R_C + R_B}$$

$$\therefore I_C = \frac{50(10 - 0.7 - 2 \times 10^{-3}I_C)}{102 \times 10^3} \quad \Rightarrow I_C = 2.3mA$$

Applying KVL to the collector circuit,

$$V_{CC} = (I_B + I_C)R_C + V_{CE} \qquad \therefore V_{CE} = V_{CC} - (I_B + I_C)R_C$$
$$= 10 - (46 \times 10^{-6} + 2.3 \times 10^{-3}) \times 2 \times 10^3$$

 $\Rightarrow V_{CF} = 5.308V$... The quiescent point is (5.308V, 2.3mA)

ii) Stability factor, S:

$$S = \frac{1+\beta}{1+\beta \frac{R_C}{R_C + R_B}}$$

$$\Rightarrow S = \frac{51}{1+50\left(\frac{20\times10^3}{102\times10^3}\right)} = 25.75$$

4. A transistor with β =45 is used with collector to base resistor R_B biasing with quiescent value of 5V for V_{CE} . If $V_{CC}=24V$, $R_{C}=10k\Omega$, $R_{E}=270\Omega$, find the value of R_{B} .

Solution:

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} = I_C R_C + (I_C + I_B) R_E$$

$$\Rightarrow V_{CC} - V_{CE} = \left[\beta R_C + (1+\beta) R_E\right] I_B$$


$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{\beta R_C + (1+\beta) R_E} = \frac{24 - 5}{45 \times 10 + 50 \times 0.27}$$



Further,
$$V_{CC} - I_C R_C - I_B R_B - V_{BE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{BE} = R_C \beta I_B + I_B R_B + (1 + \beta) R_E I_B$$

$$\Rightarrow 24 - 0.7 = I_B \left[45 \times 10 + R_B + 50 \times 0.27 \right] \qquad \Rightarrow 23.3 = 0.041 \left[450 + R_B + 12.42 \right]$$



$$\Rightarrow 23.3 = 0.041 \left[450 + R_B + 12.42 \right]$$

$$\therefore R_R = 105.87 K\Omega$$

3). Voltage Divider Bias (Or) Self-Bias (Or) Emitter Bias:

The voltage divider bias circuit is shown in figure.




Fig. Voltage divider bias circuit.

In this method, the biasing is provided by three resistors R_1 , R_2 and R_E . The resistors R_1 and R_2 acts as a potential divider giving a fixed voltage to the base.

If collector current increases due to change in temperature (or) change in β , the emitter current I_E also increases and the voltage drop across R_E increases, reducing the voltage difference between base and emitter (V_{BE}).

Due to reduction in V_{BE} , base current I_{B} and hence collector current I_{C} is also reduces. Therefore, we can say that negative feedback exists in the emitter bias circuit. This reduction in collector current I_{C} components for the original change in I_{C} .

Circuit Analysis:

Let current flows through R_1 . As the base current I_B is very small, the current flowing through R_2 can also be taken as I.

The calculation of collector current I_C is as follows:

The current 'I' flowing through R₁ (or) R₂ is given by
$$I = \frac{V_{CC}}{R_1 + R_2}$$
(1)

The voltage
$$V_2$$
 developed across R_2 is given by, $V_2 = \left(\frac{V_{CC}}{R_1 + R_2}\right) R_2$ (2)

Base Circuit:

Applying KVL to the base circuit, we have

$$V_2 = V_{BE} + V_E = V_{BE} + I_E R_E \qquad \Rightarrow V_2 = V_{BE} + I_C R_E \qquad (\because I_E \approx I_C)$$

$$\therefore I_C = \frac{V_2 - V_{BE}}{R_E} \qquad ((3)$$

Hence I_{C} is almost independent of transistor parameters and hence good stabilization is ensured.

Collector Circuit:

Applying KVL to the collector circuit, we have

Circuit analysis using Thevenin's Theorem:

The Thevenin equivalent circuit of voltage-divider bias is as shown below:




Fig. Simplified equivalent circuit.

From above figure we have,

$$V_2 = V_{Th} = \left(\frac{R_2}{R_1 + R_2}\right) V_{CC} \tag{5}$$

$$R_{Th} = R_1 \square R_2 = \frac{R_1 R_2}{R_1 + R_2} \qquad \dots$$
 (6)

Applying KVL to the base-emitter circuit, we have

$$V_{Th} = I_B R_{Th} + V_{BE} + (I_B + I_C) R_E$$
(7)

Applying KVL to the collector-emitter circuit, we have

$$V_{CE} = V_{CC} - I_C \left(R_C + R_E \right) \quad \left(:: I_C >> I_B \right)$$

.....(8)

From equation (8), we have

$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C + R_E}$$

Substituting this value of I_C in equation (7), we have

$$V_{Th} = I_B R_{Th} + V_{BE} + R_E \left[I_B + \frac{V_{CC} - V_{CE}}{R_C + R_E} \right]$$

(or)
$$V_{Th} = I_B R_{Th} + V_{BE} + R_E I_B + \frac{R_E V_{CC}}{R_C + R_E} - \frac{R_E V_{CE}}{R_C + R_E}$$

From equation (9) we can calculate the value of collector voltage V_{CE} for each value of I_B .

Stability factor (S):

For determining stability factor 'S' for voltage divider bias, consider the Thevenin's equivalent circuit.

Hence, Thevenin's equivalent voltage V_{Th} is given by

$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC}$$

and the R₁ and R₂ are replaced by R_B which is the parallel combination of R₁ and R₂.

$$\therefore R_B = \frac{R_1 R_2}{R_1 + R_2}$$

Applying KVL to the base circuit, we get

$$V_{Th} = I_B R_B + V_{BE} + (I_B + I_C) R_E$$

Differentiating w.r.t. I_C and considering V_{BE} to be independent of I_C we get,


$$0 = \frac{\partial I_B}{\partial I_C} \times R_B + \frac{\partial I_B}{\partial I_C} (R_E) + R_E$$

$$\therefore \frac{\partial I_B}{\partial I_C} \left(R_E + R_B \right) = -R_E \qquad \qquad \therefore \frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_E + R_B}$$

We have already seen the generalized expression for stability factor 'S' given by

$$S = \frac{1 + \beta}{1 - \beta \frac{\partial I_B}{\partial I_C}}$$

Substituting value of $\frac{\partial I_B}{\partial I_C}$ in the above equation, we get



$$\therefore S = \frac{1+\beta}{1+\beta \left(\frac{R_E}{R_E + R_B}\right)}$$

$$\Rightarrow S = \frac{(1+\beta)(R_E + R_B)}{R_B + R_E + \beta R_E} = \frac{(1+\beta)(R_E + R_B)}{R_B + (1+\beta)R_E}$$

$$S = (1+\beta)\left(\frac{1+\frac{R_B}{R_E}}{1+\beta + \frac{R_B}{R_E}}\right)$$

The ratio $\frac{R_B}{R_E}$ controls value of stability factor 'S'.

If
$$\frac{R_B}{R_E} << 1$$
 then above equation reduces to $S = (1 + \beta) \left(\frac{1}{1 + \beta}\right) = 1$

Practically $\frac{R_B}{R_E} \neq 0$ But to have better stability factor 'S', we have to keep ration $\frac{R_B}{R_E}$ as small as possible.

Stability factor 'S' for voltage divider bias (or) self bias is less as compared to other biasing circuits studied. So, this circuit is most commonly used.

Stability factor (S'):

Stability factor S' is given by
$$S' = \frac{\partial I_C}{\partial V_{BE}} \bigg| I_{CO}, \beta \text{ constant}$$

It is the variation of I_C with V_{BE} when I_{CO} and β are considered constant.

We know that,
$$I_C = \beta I_B + (1+\beta)I_{CO}$$

$$I_B = \frac{I_C - (1+\beta)I_{CO}}{\beta}$$
 and
$$V_{Th} = I_B R_B + V_{BE} + (I_B + I_C)R_E$$

$$V_{RE} = V_{Th} - (R_E + R_R)I_R - R_E I_C$$

By substituting I_B in the above equation, we get

$$\begin{split} V_{BE} &= V_{Th} - \left(R_E + R_B\right) \left(\frac{I_C - \left(1 + \beta\right)I_{CO}}{\beta}\right) - R_E I_C \\ &= V_{Th} - \frac{\left(R_E + R_B\right)I_C}{\beta} + \frac{\left(R_E + R_B\right)\left(1 + \beta\right)I_{CO}}{\beta} - R_E I_C \end{split}$$

$$\Rightarrow V_{BE} = V_{Th} - \frac{\left[\left(1 + \beta \right) R_E + R_B \right] I_C}{\beta} + \frac{\left(R_E + R_B \right) \left(1 + \beta \right) I_{CO}}{\beta}$$

Differentiating the above equation w.r.t V_{BE} with I_{CO} and β constant, we get

$$1 = 0 - \left[\frac{R_B + (1+\beta)R_E}{\beta} \right] \frac{\partial I_C}{\partial V_{BE}} + 0$$

$$\Rightarrow \frac{\partial I_C}{\partial V_{BE}} = \frac{-\beta}{R_B + (1+\beta)R_E}$$

$$\therefore S' = \frac{-\beta}{R_B + (1+\beta)R_E}$$

Stability Factor S":

Stability factor S" is given by
$$S" = \frac{\partial I_C}{\partial \beta} | I_{CO, V_{BE}} \text{ constant}$$

We have,

$$V_{BE} = V_{Th} - \frac{\left[R_B + (1+\beta)R_E\right]I_C}{\beta} + \left[\frac{\left(R_E + R_B\right)(1+\beta)}{\beta}\right]I_{CO}$$

$$= V_{Th} - \frac{\left[R_B + (1+\beta)R_E\right]I_C}{\beta} + V'$$
Where $V' = \left[\frac{\left(R_E + R_B\right)(1+\beta)}{\beta}\right]I_{CO} = \left(R_E + R_B\right)I_{CO}$ (:: $\beta >> 1$)

Therefore, we write the above equation in terms of I_C, we get

$$I_C = \frac{\beta \left[V_{Th} + V' - V_{BE} \right]}{R_B + R_E \left(1 + \beta \right)}$$

Differentiating above equation w.r.t. taking V' independent of β , we get,

$$\frac{\partial I_{C}}{\partial \beta} = \frac{R_{B} + R_{E} (1 + \beta) (V_{Th} + V' - V_{BE}) - \beta [V_{Th} + V' - V_{BE}] R_{E}}{[R_{B} + R_{E} (1 + \beta)]^{2}}$$

Multiplying numerator and denominator by $(1+\beta)$ we get,

$$\frac{\partial I_C}{\partial \beta} = \frac{(1+\beta)(R_B + R_E)(V_{Th} + V' - V_{BE})}{(1+\beta)[R_B + R_E(1+\beta)][R_B + R_E(1+\beta)]}$$

$$= \frac{S(V_{Th} + V' - V_{BE})}{(1+\beta)[R_B + R_E(1+\beta)]} \qquad \left\{ \because S = \frac{(1+\beta)(R_B + R_E)}{[R_B + R_E(1+\beta)]} \right\}$$

Multiplying numerator and denominator by β , we get

$$\frac{\partial I_C}{\partial \beta} = \frac{\beta \left(V_{Th} + V' - V_{BE} \right) S}{\beta \left(1 + \beta \right) \left[R_B + R_E \left(1 + \beta \right) \right]} = \frac{I_C S}{\beta \left(1 + \beta \right)}$$

$$\left(\because I_C = \frac{\beta \left(V_{Th} + V' - V_{BE} \right)}{\left[R_B + R_E \left(1 + \beta \right) \right]} \right) \quad \therefore S'' = \frac{\partial I_C}{\partial \beta} = \frac{I_C S}{\beta \left(1 + \beta \right)} \text{ where } S = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_E + R_B} \right)}.$$

Problems:

5. For the circuit shown in figure, determine the value of I_C and V_{CE} . Assume $V_{BE}{=}0.7V$ and $\beta{=}100$

Solution:

$$V_B = \frac{R_1}{R_1 + R_2} V_{CC} = \frac{5 \times 10^3}{10 \times 10^3 + 5 \times 10^3} \times 10 = 3.33V$$

We know that $V_E = V_B - V_{BE} = 3.33 - 0.7 = 2.63V$

and
$$I_E = \frac{V_E}{R_E} = \frac{2.63V}{500} = 5.26mA$$

We know that
$$I_B = \frac{I_E}{1+\beta} = \frac{2.63 \times 10^{-3}}{101} = 52.08 \mu A$$


and $I_c = \beta I_B = 100x52.08x10^{-6} =$ **5.208mA** Applying KVL to the collector circuit we get

$$V_{CC} - I_{C}R_{C} - V_{CE} - I_{E}R_{E} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_{C}R_{C} - I_{E}R_{E} = 10-5.208 \times 10^{-3} \times 1 \times 10^{3} - 5.26 \times 10^{-3} \times 500$$

$$\Rightarrow V_{CE} = 2.162V$$

6. In the circuit shown, if $I_C=2mA$ and $V_{CE}=3V$, Calculate R_1 and R_3 .



Solution:

From collector circuit,

$$15 = I_{C}R_{3} + V_{CE} + I_{E}R_{4}$$
$$= 2 \times 10^{-3} \times R_{3} + 3 + (1 + \beta)I_{B} \times 500$$

+10V

$$\Rightarrow 12 = 2 \times 10^{-3} \times R_3 + 101 \times \frac{2 \times 10^{-3}}{100} \times 500$$

$$\Rightarrow R_3 = 5.495 k\Omega$$
From Base circuit, $V_2 = \frac{R_2}{R_1 + R_2} V_{CC}$

$$\Rightarrow V_2 = \frac{10 \times 10^{-3}}{R_1 + 10 \times 10^{-3}} \times 15$$
But, $V_2 = V_{BE} + V_E = 0.6 + I_E R_4 = 0.6 + (1 + \beta) I_B R_4$

$$\Rightarrow V_2 = 0.6 + 101 \times \frac{2 \times 10^{-3}}{100} \times 500 = 1.61 V$$

$$\therefore 1.61 = \frac{1 \times 10^{-3}}{R_1 + 10 \times 10^{-3}} \times 15$$

$$\Rightarrow R_1 = 83.17 k\Omega$$

7. For the circuit shown below, calculate V_E , I_E , I_C and V_C . Assume V_{BE} =0.7V.

Solution:

From Base circuit,

$$4 = V_{BE} + V_{E} = 0.7 + V_{E}$$

$$\Rightarrow V_{E} = 3.3V$$

$$I_{E}R_{E} = 3.3$$

$$\Rightarrow I_{E} = \frac{3.3}{3.3 \times 10^{3}} = 1mA$$

$$\Rightarrow I_{E} = I_{B} + I_{C} = (1 + \beta)I_{B}$$
Assume $\beta = 100$,
$$\Rightarrow I_{B} = \frac{1mA}{101} = 0.0099mA$$

 $I_C = \beta I_B = 100 \times 0.0099 \text{mA} = 0.99 \text{mA}$

From Collector circuit,

$$V_C = 10 - I_C R_C = 100 - 0.99 \text{ mA} \times 4.7 \text{ K}\Omega = 5.347 \text{ V}$$

Bias Compensation Techniques:

The biasing circuits provide stability of operating point in case variations in the transistor parameters such as $I_{\text{CO}},\,V_{\text{BE}}$ and $\beta.$

G F Harish Reddy, Department of ECE-MRITS

The stabilization techniques refer to the use of resistive biasing circuits which permit I_{B} to vary so as to keep I_{C} relatively constant.

On the other hand, compensation techniques refer to the use of temperature sensitive devices such as diodes, transistors, thermistors, sensistors etc., to compensate for the variation in currents. Sometimes for excellent bias and thermal stabilization, both stabilization as well as compensation techniques are used.

The following are some compensation techniques:

- 1) Diode compensation for instability due to V_{BE} variation.
- 2) Diode compensation for instability due to I_{CO} variation.
- 3) Thermistor compensation.
- 4) Sensistor compensation.

1) Diode compensation for instability due to V_{BE} variation:

For germanium transistor, changes in I_{CO} with temperature contribute more serious problem than for silicon transistor.

On the other hand, in a silicon transistor, the changes of V_{BE} with temperature possesses significantly to the changes in I_{C} .

A diode may be used as compensation element for variation in V_{BE} (or) I_{CO} .

The figure below shows the circuit of self bias stabilization technique with a diode compensation for V_{BE} . The Thevenin's equivalent circuit is shown in figure.




Fig. Self bias with stabilization and compensation

Fig. Thevenin's equivalent circuit

The diode D used here is of the same material and type as the transistor. Hence the voltage V_D across the diode has same temperature coefficient (-2.5mV/°C) as V_{BE} of the transistor. The diode D is forward biased by the source V_{DD} and resistor R_D .

Applying KVL to the base circuit, we get

From equation (1), we get

G F Harish Reddy, Department of ECE-MRITS


$$V_{Th} - V_{BE} + V_D = R_E I_C + \left(R_{Th} + R_E\right) I_B$$

Substituting the value of I_B from equation (2), we get

Since variation in V_{BE} with temperature is the same as the variation in V_D with temperature, hence the quantity $(V_{BE}-V_D)$ remains constant in equation (3). So the current I_C remains constant in spite of the variation in V_{BE} .

2) Diode compensation for instability due to I_{co} variation:

Consider the transistor amplifier circuit with diode D used for compensation of variation in I_{CO} . The diode D and the transistor are of the same type and same material.



In this circuit diode is kept in reverse biased condition.

The reverse saturation current I_{O} of the diode will increase with temperature at the same as the transistor collector saturation current $I_{\text{CO}}.$

From figure
$$I = \frac{V_{CC} - V_{BE}}{R} \approx \frac{V_{CC}}{R} = \text{constant}.$$

The diode D is reverse biased by $V_{BE}.$ So the current through D is the reverse saturation current $I_{O}.$ Now base current I_{B} =I- I_{O}

But
$$I_C = \beta I_B + (1+\beta)I_{CO}$$

$$\Rightarrow I_C = \beta (I - I_O) + (1 + \beta) I_{CO}$$
If $\beta > 1$, $I_C \approx \beta I - \beta I_O + \beta I_{CO}$

In the above expression, I is almost constant and if I_{O} of diode D and I_{CO} of transistor track each other over the operating temperature range, then I_{C} remains constant.

3) Thermistor Compensation:

This method of transistor compensation uses temperature sensitive resistive elements, thermistor rather than diodes (or) transistors:

It has a negative temperature coefficient, its resistance decreases exponentially with increasing temperature as shown in the figure.




Figure below shows thermistor compensation technique.

As shown in figure, R₂ is replaced by thermistor R_T in self bias circuit.




Fig. Thermistor compensation technique.

With increase in temperature, R_T decreases. Hence voltage drop across it also decreases. This voltage drop is nothing but the voltage at the base with respect to ground. Hence, V_{BE} decreases which reduces I_B . This behavior will tend to offset the increase in collector current with temperature.

We know,
$$I_C = \beta I_B + (1+\beta)I_{CO}$$

G F Harish Reddy, Department of ECE-MRITS

In this equation, there is increase in I_{CBO} and decreases in I_{B} which keeps I_{C} almost constant.

Consider another thermistor compensation technique shown in figure. Here, thermistor is connected between emitter and V_{CC} to minimize the increase in collector current due to change in I_{CO} , V_{BE} (or) β with temperature.




Fig. Thermistor compensation technique.

 I_{C} increase with temperature and R_{T} decreases with increase in temperature. Therefore, current flowing through R_{E} increases, which increases the voltage drop across it. Emitter to Base junction is forward biased. But due to increase in voltage drop across R_{E} , emitter is made more positive, which reduces the forward bias voltage V_{BE} . Hence, base current reduces.


$$I_{\rm C}$$
 is given by, $I_{\rm C} = \beta I_{\rm B} + (1+\beta)I_{\rm CO}$

As I_{CBO} increases with temperature, I_B decreases and hence I_C remain fairly constant.

4) Sensistor Compensation:

This method of transistor compensation uses sensistor, which is temperature sensitive resistive element.

Sensistor has a positive temperature coefficient, i.e., its resistance increases exponentially with increasing temperature.



Slope of this curve =
$$\frac{\partial R_T}{\partial T}$$

 $\frac{\partial R_T}{\partial T}$ is the temperature coefficient for sensistor, and the slope is positive.

So we can say that sensistor has positive temperature coefficient of resistance.

As shown in figure R_1 is replaced by sensistor R_T in self bias circuit.

As temperature increases, R_T increases which decreases the current flowing through it. Hence current through R_2 decreases which reduces the voltage drop across it.




Fig. Sensistor compensation technique.

As voltage drop across R_2 decreases, I_B decreases. It means, when I_{CBO} increases with increase in temperature, I_B reduces due to variation in V_{BE} , maintaining I_C fairly constant.

Thermal Runaway:

The collector current for the CE circuit is given by

$$I_C = \beta I_B + (1+\beta)I_{CO}$$

The three variables in the equation, β , I_B and I_{CO} increase with rise in temperature. In particular, the reverse saturation current (or) leakage current I_{CO} changes greatly with temperature. Specifically, it doubles for every 10°C rise in temperature.

The collector current I_C causes the collector-base junction temperature to rise which, in turn, increase I_{CO} , as a result I_C increase still further, which will further rise the temperature at the collector-base junction. This process is cumulative and it is referred to as self heating.

The excess heat produced at the collector-base junction may even burn and destroy the transistor. This situation is called "Thermal Runaway" of the transistor.

Thermal Resistance:

Transistor is a temperature dependent device.

In order to keep the temperature within the limits, the heat generated must be dissipated to the surroundings.

Most of the heat within the transistor is produced at the collector junction.

If the temperature exceeds the permissible limit, the junction is destroyed.

For Silicon transistor, the temperature is in the range 150°C to 225°C.

For Germanium, it is between 60°C to 100°C.

Let $T_A{}^oC$ be the ambient temperature i.e., the temperature of surroundings air around transistor and $T_i{}^oC$, the temperature of collector-base junction of the transistor.

Let P_D be the power in watt dissipated at the collector junction.

G F Harish Reddy, Department of ECE-MRITS

The steady state temperature rise at the collector junction is proportional to the power dissipated at the junction. It is given by

$$\partial T = T_{\dot{i}} - T_{\dot{A}} = \theta P_{\dot{D}}$$
 Where θ = constant of proportionality

The θ , which is constant of proportionality, is referred to as thermal resistance.

$$\theta = \frac{T_j - T_A}{P_D}$$

The unit of θ , the thermal resistance, is ${}^{\circ}C/watt$.

The typical values of θ for various transistors vary from 0.2°C/watt for a high power transistor to 1000 °C/watt for a low power transistor.

Heat Sink:

As power transistors handle large currents, they always heat up during operation.

The metal sheet that helps to dissipate the additional heat from the transistor is known as heat sink. The heat sink avoids the undesirable thermal effect such as thermal runaway.

The ability of heat sink depends on the material used, volume, area, shape, constant between case and sink and movement of air around the sink.

The condition for Thermal Stability:

As we know, the thermal runaway may even burn and destroy the transistor, it is necessary to avoid thermal runaway.

The required condition to avoid thermal runaway is that the rate at which heat is released at the collector junction must not exceed the rate at which the heat can be dissipated. It is given

by

But we know, from thermal resistance

Differentiating equation (2) w.r.t. T_j we get

$$1 = \theta \frac{\partial D}{\partial T_j}$$

$$\Rightarrow \frac{\partial P_D}{\partial T_j} = \frac{1}{\theta} \qquad (3)$$

Substituting equation (3) in equation (1), we get

$$\therefore \frac{\partial P_D}{\partial T_j} < \frac{1}{\theta} \qquad \dots \tag{4}$$

This condition must be satisfied to prevent thermal runaway.

By proper design of biasing circuit it is possible to ensure that the transistor cannot runaway below a specified ambient temperature (or) even under any condition.

Let us consider voltage divider bias circuit for the analysis.




Fig. Voltage divider bias circuit.

From fig., P_C = heat generated at the collector junction. = DC power input to the circuit - the power lost as I²R in R_C and R_E.

If we consider $I_C \cong I_E$ we get

$$\frac{\partial P_C}{\partial I_C} = V_{CC} - 2I_C \left(R_C + R_E \right) \tag{7}$$

From equation (4)

$$\frac{\partial P_C}{\partial I_C} \cdot \frac{\partial I_C}{\partial T_j} < \frac{1}{\theta} \tag{8}$$

In the above equation $\frac{\partial I_C}{\partial T_i}$ can be written as

$$\frac{\partial I_C}{\partial T_j} = S \frac{\partial I_{CO}}{\partial T_j} + S' \frac{\partial V_{BE}}{\partial T_j} + S'' \frac{\partial \beta}{\partial T_j} \qquad(9)$$

Since junction temperature affects collector current by affecting I_{CO} , V_{BE} , and β . But as we are doing analysis for thermal runaway the affect of I_{CO} dominates. Thus we can write

As the reverse saturation current for both Silicon and Germanium increases about 7 percent per °C, we can write

G F Harish Reddy, Department of ECE-MRITS

$$\frac{\partial I_{CO}}{\partial T_j} = 0.07 I_{CO} \tag{11}$$

Substituting equation (11) in equation (10), we get

$$\frac{\partial I_C}{\partial T_j} = S \times 0.07 I_{CO} \tag{12}$$

Substituting equations (7) and (12) in equation (8), we get

$$[V_{CC} - 2I_C(R_C + R_E)](S)(0.07I_{CO}) < \frac{1}{\theta}$$
(13)

As S, I_{CO} and θ are positive; we see that the inequality in equation (13) is always satisfied provided that the quantity in the square bracket is negative.

$$\therefore V_{CC} < 2I_C \left(R_C + R_E \right)$$

$$\Rightarrow \frac{V_{CC}}{2} < I_C \left(R_C + R_E \right) \tag{14}$$

Applying KVL to the collector circuit of voltage divider bias circuit we get,

$$V_{CE} = V_{CC} - I_{C} \left(R_{C} + R_{E} \right) \qquad \left(:: I_{C} \cong I_{E} \right)$$

$$\therefore I_C \left(R_C + R_E \right) = V_{CC} - V_{CE}$$

Substituting the value of $I_C(R_C + R_E)$ in equation (14), we get

$$\Rightarrow \frac{V_{CC}}{2} = V_{CC} - V_{CE}$$

$$\Rightarrow V_{CC} < V_{CE} - \frac{V_{CC}}{2}$$

$$\Rightarrow V_{CE} < \frac{V_{CC}}{2}$$

Thus if $V_{CE} < \frac{V_{CC}}{2}$, the stability is ensured.

3. FIELD EFFECT TRANSISTOR

Introduction:

The filed effect transistor (abbreviated as FET) is a three terminal uni-polar semiconductor device in which current is controlled by an electric field. As current conduction is only by majority carriers, FET is said to be a uni-polar device.

Based on the construction, the FET can be classified into two types as:

- a) Junction Field Effect Transistor (JFET)
- b) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or Insulated Gate Field Effect Transistor (IGFET)


Depending upon the majority carriers, JFET has been classified into two types, namely,

- (1) N-Channel JFET with electrons as the majority carriers, and
- (2) P-Channel JFET with holes as the majority carriers.

Construction of N-Channel JFET:


It consists of a N-type bar which is made of Silicon. Ohmic contacts (terminals), made at the two ends of the bar, are called Source and Drain.

- **Source (S):** This terminal is connected to the negative pole of the battery. Electronics which are the majority carriers in the N-type bar enter the bar through this terminal.
- **Drain (D)**: This terminal is connected to the positive pole of the battery. The majority carriers leave the bar through this terminal.
- **Gate (G)**: Heavily doped P-type silicon is diffused on both sides of the N-type silicon bar by which PN junctions are formed. These layers are joined together are called Gate (G).
- **Channel**: The region BC of the N-type bar between the depletion regions is called the Channel. Majority carriers move from the source to drain when a potential difference V_{DS} is applied between the source and drain.




Structure and symbol of n-channel JFET:

The structure and symbol of n-channel JFET are shown in figure below.



The electrons enter the channel through the terminal called 'source' and leave through the terminal called 'drain'. The terminals taken out from heavily doped electrodes of p-type material are called 'gates'. Usually, these electrodes are connected together and only one terminal is taken out, which is called 'gate.


Structure and Symbol of P-Channel JFET:



The structure and symbol of P-Channel JFET is shown in the figure. The device could be made of P-type bar with two N-type gates as shown in the figure. Then this will be P-Channel JFET is similar; the only difference being that in N-Channel JFET the current is carried by the electrons while in P-Channel JFET, it is carried by holes.

Operation of N-Channel JFET:


The operation of N-Channel JFET can be understood with the help of figure below.



Before considering the operation, let us consider that how the depletion layers are formed. Let us first suppose that the gate has been reverse-biased by gate battery V_{GG} and the drain battery V_{DD} is not connected.

When $V_{GS}=0$ and $V_{DS}=0$:

When no voltage is applied between drain and source, and gate and source, the thickness of the depletion regions round the P-N junction is uniform as shown in figure below.



When $V_{DS}=0$ and V_{GS} is decreased from zero:

In this case, the P-N junctions are reverse-biased and hence the thickness of the depletion region increases. As V_{GS} is decreased from zero, the reverse bias voltage across the P-N junction is increased and hence, the thickness of the depletion region in the channel increases until the two depletion regions make contact with each other. In this condition, the channel is said to be cut-off. The value of V_{GS} which is required to cut-off the channel is called the cut-off voltage V_{C} .

When $V_{GS}=0$ and V_{DS} is increased from zero:

Drain is positive with respect to the source. Now the majority carriers (electrons) flow through the N-Channel from source to drain. Therefore the conventional current I_D flows from drain to source. The magnitude of the current will depend upon the following factors:


- 1. The conductivity of the channel.
- 2. The length of the channel.
- 3. The cross sectional area 'A' of the channel.
- The magnitude of the applied voltage V_{DS}.

Thus the channel acts as a resistor of resistance 'R' is given by,

$$R = \frac{\rho L}{A}$$

$$I_{D} = \frac{V_{DS}}{R} = \frac{AV_{DS}}{\rho L}$$

Where 'p' is the resistivity of the channel. As V_{DS} increases, the reverse voltage across the P-N junction increase and hence the thickness of the depletion region also increases. Therefore, the channel is wedge shaped as shown in fig. below.



As V_{DS} is increase, at a certain value V_P of V_{DS} , the cross sectional area of the channel becomes minimum. At this voltage, the channel is said to be pinched off and the drain voltage V_P is called the pinch-off voltage.

As a result of the decreasing cross-section of the channel with the increase of V_{DS} , the following results are obtained.




Fig. Drain characteristics.

i) As V_{DS} is increased from zero, I_D increases linearly along OP, this region from V_{DS} =0 to V_{DS} = V_P is called the ohmic region. In this region, the FET acts as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).

- ii) When $V_{DS}=V_P$, I_D becomes maximum. When V_{DS} is increased beyond V_P , the length of the pinch-off (or) saturation region increases. Hence, there is no further increase of I_D .
- iii) At a certain voltage corresponding to the point B, I_D suddenly increases. This effect is due to the Avalanche multiplication of electrons caused by breaking of covalent bonds of silicon atoms in the depletion region between the gate and the drain. The drain voltage at which the breakdown occurs is denoted by BV_{DGO} .

When V_{GS} is negative and V_{DS} is increased:

When the gate is maintained at a negative voltage less than the negative cut-off voltage, the reverse voltage across the junction is further increased. Hence for a negative value of V_{GS} , the curve of I_D versus V_{DS} is similar to that for V_{GS} =0, but the values of V_P and BV_{DGO} are lower.

The drain current I_D is controlled by the electric field that extends into the channel due to reverse biased voltage applied to the gate, hence, this device has been given the name Field Effect Transistor.

Characteristics Parameters of the JFET:

In a JFET, the drain current I_D depends upon the drain voltage V_{DS} and the gate voltage V_{GS} . Any one of these variables may be fixed and the relation between the other two is determined. These relations are determined by the three parameters which defined below.

1) Mutual Conductance (or) transconductance, g_m:

It is the slope of the transfer characteristic curves, and is defined by,

$$g_{m} = \left(\frac{\partial I_{D}}{\partial V_{DS}}\right)_{V_{DS}} = \frac{\Delta I_{D}}{\Delta V_{GS}}$$
, V_{DS} held constant

2) Drain resistance, r_d:

It is the reciprocal of the slope of the drain characteristics and is defined as,

$$r_d = \left(\frac{\partial V_{DS}}{\partial I_D}\right)_{V_{GS}} = \frac{\Delta V_{DS}}{\Delta I_D}$$
, V_{GS} held constant

The reciprocal of r_d is called the drain conductance. It is denoted g_d (or) g_m .

3) Amplification Factor, μ:

It is defined by,

$$\mu = -\left(\frac{\partial V_{DS}}{\partial V_{GS}}\right)_{I_D} = -\frac{\Delta V_{DS}}{\Delta V_{GS}}, \, \rm I_D \; held \; constant.$$

Relationship among FET parameters:

As I_{D} on V_{DS} and $V_{\text{GS}}\text{,}$ the functional equation can be expressed as

$$I_{D} = f (V_{DS}, V_{GS}) \qquad \Delta I_{D} = \left(\frac{\partial I_{D}}{\partial V_{DS}}\right)_{V_{GS}} \Delta V_{DS} + \left(\frac{\partial I_{D}}{\partial V_{GS}}\right)_{V_{DS}} \Delta V_{GS}$$

Therefore, we have
$$0 = \left(\frac{\partial I_D}{\partial V_{DS}}\right)_{V_{GS}} \left(\frac{\Delta V_{DS}}{\Delta V_{GS}}\right) + \left(\frac{\partial I_D}{\partial V_{GS}}\right)_{V_{DS}}$$

$$\Rightarrow 0 = \left(\frac{1}{r_d}\right)(-\mu) + g_m$$
 Hence, $\mu = r_d \times g_m$

$$\Rightarrow \mu = g_m r_d$$

Expression for Saturation Drain Current:

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

 I_{DS} = saturation Drain Current. I_{DSS} = the value of I_{DS} when V_{GS} =0. V_P = the pinch-off voltage.

Comparison of JEFT and BJT

- 1. FET operation depends only on the flow of majority carriers holes for p-channel FET's and electrons for N-channel FET's. Therefore, they are called Uni-Polar devices. Bipolar transistor (BJT) operation depends on both minority and majority current devices.
- 2. As FET has no junctions and the conduction is through an N-type (or) P-type semiconductor material, FET is less noisy than BJT.
- 3. As the input circuit of FET is reverse biased, FET exhibits a much higher input impedance (in the order of $100M\Omega$) and lower output impedance and there will be a high degree of isolation between input and output. So, FET can acts as an excellent buffer amplifier but the BJT has low input impedance because its input circuit is forwards biased.
- 4. FET is a voltage controlled device, i.e., voltage at the input terminal controls the output current, whereas BJT is a current controlled device, i.e., the input current controls the output current.
- 5. FET's are much easier to fabricate and are particularly suitable for IC's because they occupy less space than BJT's.
- 6. The performance of BJT is degraded by neutron radiation because of the reduction in minority-carrier life time, whereas FET can tolerate a much higher level of radiation since they do not rely on minority carriers for their operation.
- 7. The performance of FET is relatively unaffected by ambient temperature changes. As it has a negative temperature co-efficient at high current levels, it prevents the FET from thermal breakdown. The BJT has a positive temperature co-efficient at high current levels which leads to thermal breakdown.

- 8. Since FET does not suffer from minority carrier storage effects, it has higher switching speeds and cut-off frequencies. BJT suffers from minority carrier storage effects and therefore has lower switching speed and cut-off frequencies.
- 9. FET amplifiers have low gain bandwidth product due to the junction capacitive effects and produce more signal distortion except for small signal operation.
- 10. BJT's are cheaper to produce than FET's.

Comparison of N-channel with P-Channel FET's

- 1. In an N-channel JFET the current carriers are electrons, whereas the current carriers are holes in a P-channel JFET.
- 2. Mobility of electrons is large in N-channel JFET, mobility of holes is poor in P-channel JFET.
- 3. The input noise is less in N-channel JFET than that of P-channel JFET.
- 4. The transconductance is larger in N-channel JFET than that of P-channel JFET.

Applications of JFET

- 1. FET is used as a buffer in measuring instruments, receivers since it has high input impedance and low output impedance.
- 2. FET's are used in Radio Frequency amplifiers in FM (Frequency Mode) tuners and communication equipment for the low noise level.
- 3. Since the input capacitance is low, FET's are used in cascade amplifiers in measuring and test equipments.
- 4. Since the device is voltage controlled, it is used as voltage variable resistor in operational amplifiers and tone controls
- 5. FET's are used in mixer circuits in FM and TV receivers, and communication equipments because inter modulation distortion is low.
- 6. It is used in oscillator circuits because frequency drift is low.
- 7. As the coupling capacitor is small, FET's are used in low frequency amplifiers in hearing aids and inductive transducers.
- 8. FET's are used in digital circuits in computers, LSD and a memory circuit because of it is small size.



Biasing of FET:


- The Parameters of FET is temperature dependent . When temperature increases drain resistance also increases, thus reducing the drain current.
- Unlike BJTs, thermal runaway does not occur with FETs
- ➤ However, the wide differences in maximum and minimum transfer characteristics make I_D levels unpredictable with simple fixed-gate bias voltage.

Different biasing circuits of FET are

- A. Fixed bias circuits
- B. Self bias circuits
- C. Voltage bias circuits

A. Fixed bias circuits

DC bias of a FET device needs setting of gate-source voltage V_{GS} to give desired drain current I_D. For a JFET drain current is limited by the saturation current I_{DS}. Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET.



Fixed Biasing Circuit For JFET

Fixed dc bias is obtained using a battery V_{QG} . This battery ensures that the gate is always negative with respect to source and no current flows through resistor R_G and gate terminal that is I_G =0. The battery provides a voltage V_{GS} to bias the N-channel JFET, but no resulting current is drawn from the battery V_{GG} . Resistor R_G is included to allow any ac signal applied through capacitor C to develop across R_G . While any ac signal will develop across R_G , the dc voltage drop across R_G is equal to I_G R_G i.e. 0 volt.

Calculate V_{GS}

For DC analysis $I_G = 0$, applying KVL to the input circuits

V_{GS}+ V_{GG}=0

 $V_{GS} = -V_{GG}$

As V_{GS} is a fixed dc supply, hence the name fixed bias circuit

Calculate IDQ

 $I_{DQ}=IDss(1-V_{GS}/V_{Gp})^2$

Calculate V_{DS}

This current IDQ then causes a voltage drop across the drain resistor RD and is given as


$$V_{DSQ} = V_{DD} - I_D R_D$$

Disadvantage

The fixed bias circuit of FET requires two power supplies.

B. **Self-Bias circuits**

Self-Bias circuits is the most common method for biasing a JFET. Self-bias circuit for N-channel JFET is shown in figure



Self-Bias Circuit For N-Channel JFET

The gate source junction of JFET must be always in reverse biased condition .No gate current flows through the reverse-biased gate-source, the gate current $I_G = 0$ and,

therefore, $v_G = i_G R_G = 0$

1)The gate-source voltage is then

With a drain current I_D the voltage at the S is $V_s = I_D R_s$

$$V_{GS} = V_G - V_S = 0 - I_D R_S = -I_D R_S$$

So voltage drop across resistance R_s provides the biasing voltage V_{Gg} and no external source is required for biasing and this is the reason that it is called self-biasing.

2)Calculate IDQ

 $I_{D=}I_{DSS}(1-V_{GS}/V_P)^2$

Substituting the value of VGS


$$I_{D=} I_{DSS} (1+I_D R_S / V_P)^2$$

3)The operating point (that is zero signal I_D and V_{DS}) can easily be determined from equation given below :

$$V_{DS} = V_{DD} - I_D(R_D + R_S)$$

Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Any increase in voltage drop across R_S, therefore, gate-source voltage, V_{GS} becomes more negative and thus increase in drain current is reduced.

C.Voltage - Divider Bias circuits



The

resistors R_{G1} and R_{G2} form a potential divider across drain supply V_{DD} . The voltage V_2 across R_{G2} provides the necessary bias. The additional gate resistor R_{G1} from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued R_S .

The coupling capacitors are assumed to be open circuit for DC analysis

1) The gate is reverse biased so that $I_G = 0$ and gate voltage

$$V_G = V_2 = (V_{DD}/R_{G1} + R_{G2}) *R_{G2}$$

2) Applying KVL to the input circuit we get

$$V_{GS} = V_G - V_S = V_G - I_D R_S$$

3) $I_{DQ} = I_{DSS} (1 - V_{GS} / V_P)^2$

4)
$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$


The operating point of a JFET amplifier using the Voltage -Divider Bias is determined by

$$I_{DQ} = I_{DSS} (1 - V_{GS} / V_P)^2$$

$$V_{DSQ} = V_{DD} - I_D (R_D + R_S)$$

$$V_{GSQ} = V_G - I_D R_S$$

FET as a Voltage Variable Resistor



In this characteristics we can see that in the region before pinch off voltage, drain characteristics are linear, i.e. FET operation is linear. In this region the FET is useful as a voltage controlled resistor, i.e. the drain to source resistance is controlled by the bias voltage VGS. (In this region only FET behaves like an ordinary resistor This resistances can be varied by VGS.) The operation of FET in the region is useful in most linear applications of FET. In such an application the FET is also referred to as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).

The drain to source conductance (rd)

 $g_d = \frac{Id}{Vd\pi}$ for small values of VDS which may also be expressed as

$$g_d = g_{d0} (1 - (\frac{Vgz}{Vz})^{1/2})$$

Where gdo is the value of drain conductance

When the variation of the rd with VGS can be closely approximated by the expression

 $rd = (\frac{r0}{1 - KVgz})$ Where ro = drain resistance at zero gate bias.K = a constant, dependent upon FET

type.

SPECIAL PURPOSE DEVICES

Zener Diode:

Zener Diode is a reverse-biased heavily-doped PN junction diode which operates in the breakdown region. The reverse breakdown of a PN- junction may occur either due to Zener effect or avalanche effect. Zener effect dominates at reverse voltages less than 5 volt whereas avalanche effect dominates above 5 V. Hence, first one should be called Zener diode. But for simplicity, both types are called Zener Diodes. The breakdown voltage of a Zener diode can be set by controlling the doping level. For Zener diodes, silicon is preferred to Ge because of its high temperature and current capability. This post includes explanation of operation of Zener diode and V-I Characteristics of Zener Diode.

Operation of Zener Diode:


- Zener Diodes are normally used only in the reverse bias direction.
- It means that the anode must be connected to the negative side of the voltage source and the cathode must be connected to the positive side.
- A main difference between Zener diodes and regular silicon diodes is the way they are used in the circuits.
- It is primarily used to regulate the circuit voltage as it has constant Vz.
- A large change in IR will cause only a small change in Vz. It means that a zener diode can be
 used as an alternate current path. The constant Vz developed across the diode can then be
 applied to a load.
- Thus the load voltage remains at constant by altering the current flow through the Zener diode.

The V-I Characteristics of a Zener Diode can be divided into two parts

- (i) Forward Characteristics
- (ii) Reverse Characteristics


Forward Characteristics

The forward characteristics of a Zener diode is shown in figure. It is almost identical to the forward characteristics of a P-N junction diode.



Reverse Characteristics

As we increase the reverse voltage, initially a small reverse saturation current Io. Which is in A, will follow. This current flows due to the thermally generated minority carriers. At a certain value of reverse voltage, the reverse current will increase suddenly and sharply. This is an indication that the breakdown has occurred. This breakdown voltage is called as Zener breakdown voltage or Zener voltage and it is denoted by V_z.




Reverse Characteristics of Zener Diode

The value of V_z can be precisely controlled by controlling the doping levels of P and N regions at the time of manufacturing a Zener diode. After breakdown has occurred. The voltage across Zener diode remains constant equal to V_z . Any increase in the source voltage will result in the increase in reverse Zener current. The Zener current after the reverse breakdown must be

controlled by connecting a resistor R as shown in figure. This is essential to avoid any damage to the device due to excessive heating.

Zener Region and its importance

Reverse breakdown of the zener diode operates in a region called zener region, as shown in figure. In this region the voltage across zener diode remains constant but current changes depending on the supply voltage. zener diode is operated in this region when it is being used as a voltage regulator. The complete v-i characteristics of zener diode is as shown in figure



V-I Characteristics of Zener Diode

BREAKDOWN MECHANISMS IN DIODES:

The avalanche breakdown occurs because of the ionisation of electrons(reverse saturation current) and hole pairs whereas the Zener breakdown occurs because of **heavy doping**. These are explained below in details.

Avalanche Breakdown:

The mechanism of avalanche breakdown occurs because of the reverse saturation current. The P-type and N-type material together forms the PN-junction. The depletion region develops at the junction where the P and N-type material contact.

The P and N-type materials of the PN junction are not perfect, and they have some impurities in it, i.e., the p-type material has some electrons, and the N-type material has some hole in it. The width of the depletion region varies. Their width depends on the bias applied to the terminal of the P and N region.

The reverse bias increases the electrical field across the depletion region. When the high electric field exists across the depletion, the velocity of minority charge carrier crossing the depletion region increases. These carriers collide with the atoms of the crystal. Because of the violent collision, the charge carrier takes out the electrons from the atom.

The collision increases the electron-hole pair. As the electron-hole induces in the high electric field, they are quickly separated and collide with the other atoms of the crystals. The process is continuous, and the electric field becomes so much higher then the reverse current starts flowing in the PN junction. The process is known as the **Avalanche breakdown**. After the breakdown, the junction cannot regain its original position because the diode is completely burnt off.

Zener Breakdown:

The PN junction is formed by the combination of the p-type and the n-type semiconductor material. The combination of the P-type and N-type regions creates the depletion region.

The width of the depletion region depends on the doping of the P and N-type semiconductor material. If the material is heavily doped, the width of the depletion region becomes very thin.

The phenomenon of the Zener breakdown occurs in the very thin depletion region. The thin depletion region has more numbers of free electrons. The reverse bias applies across the PN junction develops the electric field intensity across the depletion region. The strength of the electric field intensity becomes very high.

The electric field intensity increases the kinetic energy of the free charge carriers. Thereby the carriers start jumping from one region to another. These energetic charge carriers collide with the atoms of the p-type and n-type material and produce the electron-hole pairs.

The reverse current starts flowing in the junction because of which depletion region entirely vanishes. This process is known as the Zener breakdown.

Applications of zener Diode are as follows:

Zener diodes have a large number of application. few of them are

- (i) Zener diode is used as a voltage regulator.
- (ii) Zener diode is used as a peak clipper in wave shaping circuits.
- (iii) Zener diode is used as a fixed reference voltage in transistor biasing circuits.
- (iv) Zener diode is used for meter protection against damage from accidental application of excessive voltages

Zener Diode as Voltage Regulators:

The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region. It permits current to flow in the forward direction as normal, but will also allow it to flow in the reverse direction when the voltage is above a certain value - the breakdown voltage known as the Zener voltage. The Zener diode specially made to have a reverse voltage breakdown at a specific voltage. Its characteristics are otherwise very similar to common diodes. In breakdown the voltage across the Zener diode is close to constant over a wide range of currents thus making it useful as a shunt voltage regulator.




Fig 3: Zener diode shunt regulator

The purpose of a voltage regulator is to maintain a constant voltage across a load regardless of variations in the applied input voltage and variations in the load current. A typical Zener diode shunt regulator is shown in Figure 3. The resistor is selected so that when the input voltage is at $V_{IN(min)}$ and the load current is at $I_{L(max)}$ that the current through the Zener diode is at least $I_{z(min)}$. Then for all other combinations of input voltage and load current the Zener diode conducts the excess current thus maintaining a constant voltage across the load. The Zener conducts the

least current when the load current is the highest and it conducts the most current when the load current is the lowest.

If there is no load resistance, shunt regulators can be used to dissipate total power through the series resistance and the Zener diode. Shunt regulators have an inherent current limiting advantage under load fault conditions because the series resistor limits excess current.

A zener diode of break down voltage V_z is reverse connected to an input voltage source V_i across a load resistance R_L and a series resistor R_S . The voltage across the zener will remain steady at its break down voltage V_Z for all the values of zener current I_Z as long as the current remains in the break down region. Hence a regulated DC output voltage $V_0 = V_Z$ is obtained across R_L , whenever the input voltage remains within a minimum and maximum voltage.

Basically there are two type of regulations such as:

a) Line Regulation

In this type of regulation, series resistance and load resistance are fixed, only input voltage is changing. Output voltage remains the same as long as the input voltage is maintained above a

$$\frac{\Delta V_0}{\Delta V_{IN}}$$
*100

minimum value. Percentage of line regulation can be calculated by = where V_0 is the output voltage and V_{IN} is the input voltage and ΔV_0 is the change in output voltage for a particular change in input voltage ΔV_{IN} .

b) Load Regulation

In this type of regulation, input voltage is fixed and the load resistance is varying. Output volt remains same, as long as the load resistance is maintained above a minimum value.

$$\left[\frac{V_{NL} - V_{FL}}{V_{NL}}\right] * 100$$

Percentage of load regulation =

where V_{NL} is the null load resistor voltage (ie. remove the load resistance and measure the voltage across the Zener Diode) and V_{FL} is the full load resistor voltage

UNIJUNCTION TRANSISTOR:

Uni Junction Transistor (UJT) is a three terminal semi conductor switching device. As it has only one PN junction and three leads, it is commonly called as Uni Junction Transistor.

The three terminals are: Emitter (E), Base1 (B1) and Base2 (B2).

Construction and Symbol:

The basic structure and symbol of UJT is shown in figure below.

It consists of a lightly doped n-type silicon bar with a heavily doped p-type material alloyed to its one side closer to B2 for producing single PN junction.




Fig. UJT (a) Basic structure (b) Circuit symbol

Here the emitter leg is drawn at an angle to the vertical and the arrow indicates the direction of the conventional current.

Operation of UJT:

The inter base resistance between B2 and B1 of the silicon bar is, $R_{BB}=R_{B1}+R_{B2}$.

With emitter terminal open, if voltage V_{BB} is applied between the two bases, a voltage gradient is established along the n-type bar.

The voltage drop across $R_{\rm B1}$ is given by $V_1 = \eta V_{BB}$, where the intrinsic stand-off ratio

$$\eta = \frac{R_{B1}}{R_{B1} + R_{B2}}$$
. The typical value of η ranges from 0.56 to 0.75.

This voltage V_1 reverse biases the PN-junction and emitter current is cut-off. But a small leakage current flows from B2 to emitter due to minority carriers. The equivalent circuit of UJT is shown in figure below.





Fig. UJT equivalent circuit.

If a negative voltage is applied to the emitter, PN-junction remains reverse biased and the emitter current is cut-of. The device is now in the 'OFF' state.

If a positive voltage V_E is applied to the emitter, the PN-junction will remain reverse biased so long as V_E is less than V_1 . If V_E exceeds V_1 by the cut-in voltage $v\gamma$, the diode becomes forward biased. Under this condition, holes are injected into n-type bar. These holes are repelled by the terminal B2 and are attracted by the terminal B1. Accumulations of holes in E to B1 region reduce the resistance in this section and hence emitter current I_E is increased and is limited by V_E . The device is now in the 'ON' state.

Characteristics of UJT:

Figure below shows the input characteristics of UJT.



Here, up to the peak point P, the diode is reverse biased and hence, the region to the left of the peak point is called cut-off region.

At P, the peak voltage $V_P = \eta V_{BB} + V_{\gamma}$, the diode starts conducting and holes are injected into n-layer. Hence, resistance decreases thereby decreasing V_E for the increase in I_E . SO there is a negative resistance region from peak point P to valley point V.

After the valley point, the device is driven into saturation and behaves like a conventional forward biased PN-junction diode. The region to the right of the valley point is called saturation region. In the valley point, the resistance is changes from negative to positive. The resistance remains positive in the saturation region.

Due to the negative resistance property, a UJT can be employed in a variety of applications, viz., a saw-tooth wave generator, pulse generator, switching, timing and phase control circuits.

UJT Relaxation Oscillator:

The Relaxation oscillator using UJT which is meant for generating saw-tooth waveform is shown in figure below:





Fig: UJT Relaxation Oscillator.

It consists of a UJT and a capacitor C_{E} which is charged through R_{E} as the supply voltage V_{BB} is switched ON.



The voltage across the capacitor increases exponentially and when the capacitor voltage reach the peak point voltage V_P , the UJT starts conducting and the capacitor voltage is discharged rapidly through EB1 and R1.

After the peak point voltage of UJT is reached, it provides negative resistance to the discharge path which is useful in the working of the relaxation oscillator. As the capacitor voltage reaches zero, the device then cuts off and capacitor C_E starts to charge again. This cycle is repeated continuously generating a saw-tooth waveform across C_E .

The inclusion of external resistors R2 and R1 in series with B2 and B1 provides spike waveforms. When the UJT fires, the sudden surge of current through B1 causes drop across R1, which provides positive going spikes.

Also, at the time of firing, fall of V_{EB1} causes I_2 to increase rapidly which generates negative going spikes across R_2 . By changing the values of capacitance C_E (or) resistance R_E , frequency of the output waveform can be changed as desired, since these values control the time constant R_EC_E of the capacitor changing circuit.

Frequency of oscillations:

The time period and hence the frequency of the saw-tooth wave can be calculated as follows. Assuming that the capacitor is initially uncharged, the voltage V_{C} across the capacitor prior to breakdown is given by

$$V_C = V_{BB} \left(1 - e^{-t/R_E C_E} \right)$$

Where R_EC_E = charging time constant of resistor-capacitor circuit, and t= time from the commencement of the waveform. The discharge of the capacitor occurs when V_C is equal to the peak-point voltage V_P , i.e,

$$V_P = \eta V_{BB} = V_{BB} \left(1 - e^{-t/R_E C_E} \right)$$

$$\Rightarrow \eta = 1 - e^{-t/R_E C_E}$$

$$e^{-t/R_E C_E} = 1 - \eta$$

$$\therefore t = R_E C_E \log_e \left(\frac{1}{1 - \eta} \right)$$

$$= 2.303 R_E C_E \log_{10} \left(\frac{1}{1 - \eta} \right)$$

If the discharge time of the capacitor is neglected, then t=T, the period of the wave. Therefore, frequency of oscillations of saw-tooth wave,


$$f = \frac{1}{T} = \frac{1}{2.3R_E C_E \log_{10} \left(\frac{1}{1-\eta}\right)}$$

SCR (SILICON CONTROLLED RECTIFIER)

The basic structure and circuit symbol of SCR is shown in figure below.

It is a four layer three terminal device in which the end p-layer acts as anode, the end n-layer acts as anode, the end n-layer acts as cathode and p-layer nearer to cathode acts as gate.

As leakage current in silicon is very small compared to germanium, SCR's are made of silicon and not germanium.



(a) Basic Structure

(b) Circuit symbol

Fig, Basic structure and circuit symbol of SCR.


Operation of SCR:

The operation of SCR is divided into two categories,


i) When gate is open:

Consider that the anode is positive with respect to cathode and gate is open.

The junctions J_1 and J_3 are forward biased and junctions J_2 is reverse biased. There is depletion region around J_2 and only leakage current flows which is negligibly small. Practically the SCR is said to be 'OFF'. This is called forward blocking state of SCR and voltage applied to anode and cathode with anode positive is called *forward voltage*. This is shown in figure (a) below.



With gate open, if cathode is made positive with respect to anode, the junctions J_1 , J_3 become reverse biased and J_2 forward biased. Still the current flowing is leakage current, which can be neglected as it is very small. The voltage applied to make cathode positive is called reverse voltage and SCR is said to be in reverse blocking state. This is shown in the figure (b) below.



(a) J_1 , J_3 Reverse biased. J_2 Forward biased. Fig. Operation of SCR when gate is open (a), (b).

2. When gate is closed:

Consider that the voltage is applied between gate and cathode when the SCR is in forward blocking state. The gate is made positive with respect to the cathode. The electrons from n-type cathode, which are majority in number, cross the junction J_3 to reach to positive of battery.

While holes from p-type move towards the negative of battery. This constitutes the gate current. This current increases the anode current as some of the electrons cross junction J_2 . As anode current increases, more electrons cross the junction J_2 and the anode current further increases. Due to regenerative action, within short time, the junction J_2 breaks and SCR conducts heavily.

The connections are shown in the figure. The resistance R is required to limit the current. Once the SCR conducts, the gate loses its control.




Fig. Operation of SCR when gate is closed.

Characteristics of SCR:

The characteristics are divided into two sections:

- i) Forward characteristics
- ii) Reverse characteristics

i) Forward characteristics:

It shows a forward blocking region, when $I_G=0$. It also shows that when forward voltage increases up to V_{BO} , the SCR turns ON and high current results.

It also shows that, if gate bias is used then as gate current increases, less voltage is required to turn ON the SCR.

If the forward current falls below the level of the holding current I_H , then depletion region begins to develop around J_2 and device goes into the forward blocking region.

When SCR is turned on from OFF state, the resulting forward current is called *latching* current I_L . The latching current is slightly higher than the holding current

ii) Reverse characteristics:

If the anode to cathode voltage is reversed, then the device enters into the reverse blocking region. The current is negligibly small and practically neglected.

If the reverse voltage is increases, similar to the diode, at a particular value avalanche breakdown occurs and a large current flows through the device. This is called reverse breakdown and the voltage at which this happens is called reverse breakdown voltage

Forward characteristics

With ON state

IL
IH
VBO

Reverse blocking region

Reverse characteristics


Fig. Characteristics of SCR.

Two Transistor Analogy:

characteristics

The easiest way to understand how SCR works it ot visualize it separately into two halves, as shown in the figure. The left half is a p-n-p transistor and right half is n-p-n transistor. This is also called two transistor model of SCR.

The collector current of T_1 becomes base current of T_2 and collector current of T_2 becomes base current of T_1 .



Fig, Two transistor model of SCR.

Mathematical Analysis:

Let I_{C1} and I_{C2} are collector currents, I_{E1} and I_{E2} are emitter currents while I_{B1} and I_{B2} are base currents of transistors T_1 and T_2 .

Let both the transistors are operating in active region.

From transistor analysis we can write,

$$I_{C1} = \alpha I E_1 + I_{CO1}$$
 and $I_{C2} = \alpha I E_2 + I_{CO2}$

Where I_{CO} = Reverse current (or) leakage current.

And
$$\alpha = \frac{\beta}{1+\beta}$$

Now,
$$I_{E2} = I_{C2} + I_{B2}$$

 $\begin{array}{lll} I_{\text{A}} &=& \text{Anode current} & =& I_{\text{E1}} \\ I_{\text{K}} &=& \text{Cathode current} &=& I_{\text{E2}} \end{array}$

 I_G = Gate current

Now,
$$I_K = I_A + I_G$$

$$\therefore I_{E2} = I_A + I_G = I_{C2} + I_{B2}$$

But
$$I_{B2} = I_{C1} + I_{G}$$

$$\therefore I_A + I_G = I_{C2} + I_{C1} + I_G$$

Substituting I_{C1} and I_{C2} ,

$$I_{A} = \alpha_{1}IE_{1} + I_{CO1} + \alpha_{2}IE_{2} + I_{CO2}$$

$$I_{A} = \alpha_{2}(I_{A} + I_{G}) + \alpha_{1}I_{A} + I_{CO1} + I_{CO2}$$

$$A - \alpha_2 I_A - \alpha_1 I_A = \alpha_2 I_G + I_{CO1} + I_{CO2}$$

$$\therefore I_A = \frac{\alpha_2 I_G + I_{CO1} + I_{CO2}}{1 - (\alpha_1 + \alpha_2)}$$


In blocking state α_1 and α_2 are small. Thus I_A is small.

As $\alpha_1 + \alpha_2$ approaches unit, the SCR is ready to enter into conduction. Thus due to positive gate current, the regenerative action takes place and SCR conducts.


Varactor Diode:

We know that the transition capacitance c(t) is given by c(t)= $\frac{\varepsilon A}{\omega}$

- In both alloy junction diode and grown junction diode as the magnitude of the reverse bias increases, the width 'w' of the transition region increases, and the junction capacitance c(t) reduces.
- > The voltage- variable nature of transition capacitance of reverse-biased pn- junction may be utilized in several applications such as
 - 1) In voltage tuning of an LC resonant.
 - 2) Self balancing bridge circuits.
 - 3) In parametric amplifiers etc.
 - 4) FM radio and TV receivers, AFC circuits.
 - 5) Used in adjustable band pass filters.
 - > This special diode is made especially for the above applications which are biased on the voltage- variable capacitance are called "Varactor diode" or "Varicap" or "Voltacap".



Varactor diode symbol and circuit models are shown below.



Rs: Body series resistance.

C(t): Barrier capacitance.

 R_r : Reverse diode resistance.

Typically, at a reverse bias of 4v,

C(t) = 20pF, R(s) = 8.5 ohms, R(r) > 1M (usually neglected).

Tunnel diode:

- \triangleright A normal pn-junction has an impurity concentration of about 1 part in 10^8. With this amount of doping, the width of depletion layer, which constitutes the potential barrier of the junction, is of the order of 5 microns (5x10⁻⁴ cm).
- ➤ If the concentration of impurity atoms is greatly increased, say 1 part in 10³ the device characteristics are completely changed. The new diode was announced in 1958 by Leo Esaki. This diode is called 'Tunnel diode' or 'Esaki diode'.
- > The barrier potential VB is related with the width of the depletion region with the following equation.

$$V_{\rm B} \; = \; \frac{{\rm q} \; {\rm N}_{\rm A}}{2 \, \in} \, . \omega^2 \qquad \Rightarrow \omega^2 \; = \; \frac{2 V_{\rm B} \, \epsilon}{{\rm q} \; {\rm N}_{\, \Lambda}}. \label{eq:VB}$$

- From the above equation the width of the barrier varies inversely as the square root of impurity concentration.
- As the depletion width decreases there is a large probability that an electron will penetrate through the barrier. This quantum mechanical behavior is referred to as tunneling and hence these high impurity density pn-junction devices are called Tunnel diodes. This phenomenon is called as 'tunneling'.

Energy band structure of heavily doped pn-junction diode under open circuited conditions:

In the energy band structure for the lightly doped pn-diode, the Fermi level E_f lies inside the forbidden energy gap. In the heavily doped pn-diode E_f lies out side the forbidden band.

We know that, $Ef = Ec - KT \ln(Nc/ND)$

For a lightly doped semiconductor, $N_D < N_C$, So that $\ln \left(\frac{N_C}{N_D} \right)$ is a positive number. Hence E_f

< Ec, and the Fermi level lies inside the forbidden band.

For a heavily doped semiconductor donor concentrations are more so that, N_D> Nc and is $\ln\left(\frac{N_c}{N_D}\right)$ a negative number. Hence E_f > Ec, and the Fermi level lies outside the forbidden band.

Similarly,
$$E_f = E_V + KT \ln \left(\frac{N_V}{N_A} \right)$$
.

For heavily doped p-region, $N_A > N_V$, and the Fermi-level lies in the valance band.

The energy band structure in a heavily doped pn-diode under open circuited condition is shown in the figure.

We have
$$E_G = \mathrm{KT} \ln \left(\frac{\mathrm{N_C} \mathrm{N_V}}{n_i^2} \right)$$

$$E_O = \mathrm{KT} \ln \left(\frac{\mathrm{N_D} \mathrm{N_A}}{n_i^2} \right)$$

Comparing above two equations for heavily doped pn-diode we find that $E_0 > E_G$. Therefore, the contact difference of potential energy E_0 exceeds the forbidden energy gap voltage E_G .




Fig. energy band in a heavily doped pn-diode under open circuited condition.

The Fermi level E_f in the p-side is at the same energy as the Fermi level E_f in the n-side. Note that there are no filled states on one side of the junction which are at the same energy as empty allowed states on the other side. Hence there can be no flow of charge in either direction across the junction, and the current is zero for an open circuited diode.

The volt-ampere characteristic:

If a reverse bias voltage is applied to the tunnel diode, the height of the barrier is increased above the open-circuit value EO. Hence the n-side levels must shift downward with respect to the p-side levels as shown in the figure below.




Fig. Under applied reverse bias

We now observe that there are some energy states in the valance band of the p-side which lie at the same level as allowed empty states in the conduction band of the n-side. Hence these electrons will tunnel from the p to the n-side, giving rise to a reverse diode current. As the magnitude of the reverse bias increase, causing the reverse current to increase.

Consider if a forward bias is applied to the diode so that the potential barrier is decreased below Eo. Hence the n-side levels must shift upward with respect to those on the p-side.

The energy band diagrams for a heavily doped under forward bias conditions are shown in figure below.




Fig. As the bias is increased, the band structure changes progressively from (a) to (d).

From fig (a) we can observe that the electrons will tunnel from the n to the p material giving rise to the forward current. As the forward bias is increased further, the maximum number of electrons can leave from occupied states on the right side of the junction, and tunnel through the barrier to the empty states on the left side of the junction giving rise to the peak current Ip.

If still more forward bias is applied, fig© is obtained and the tunneling current decreases. Finally if the forward bias is larger there is no9 empty allowed states on one side of the junction at the same energy as occupied states on the other side, the tunneling current must drop to zero.

The v-I characteristics of tunnel diode is shown in fig.




Fig.-I Characteristics of a tunnel diode.


The tunnel diode exhibits a negative resistance characteristics between peak current Ip and valley current Iv. The tunnel diode is excellent conductor in the reverse bias conditions.

By applying small forward bias voltage to the tunnel diode the current increases and reaches to the maximum level. The maximum for small forward bias voltage is called as 'peak current (Ip)'. The corresponding voltage to the peak current is called 'peak voltage (Vp)'.

If forward bias voltage is increased beyond the peak voltage the current starts decreasing and reaches to the maximum level. This minimum value of the current is called as "valley current (Iv)". The corresponding voltage to the valley current is called as "valley voltage (Vv)".

If forward bias voltage is increased beyond valley voltage it exhibits the same characteristics as ordinary diode.

The tunnel diode symbol and small-signal model are shown in fig. below.




Applications of Tunnel diode:

- 1. It is used as a very high speed switch, since tunneling takes place at the speed of light.
- 2. It is used as a high frequency oscillator.

Photodiode:


The photodiode is a device that operates in reverse diode. The photodiode has a small transparent window that allows light to strike one surface of the pn-junction, keeping the remaining sides unilluminated.



The symbol of photodiode is shown in figure below.



A photodiode differs from a rectifier diode in that when its pn-junction is exposed to light, the reverse current increases with the light intensity. When there is no incident light the reverse current, I_{λ} , is almost negligible and is called the dark current. An increase in the amount of light intensity, expressed as irradiance (mW/cm²), produces an increase in the reverse current.



Typically, the reverse current is approximately 1.4 μA at a Reverse bias voltage of 10V with an irradiance of 0.5 mWcm².

Therefore $R_R = V_R/I_A = 10v/1.4\mu a = 7.14M\Omega$

At 20 mW/cm², the current is approximately 55 μa at VR=10v.

Therefore, $R_R = V_R / I_{\lambda} = 10v/55 \mu a = 182K\Omega$

Hence the photodiode can be used as a variable-resistance device controlled by light intensity.

The volt-ampere characteristics of photodiode are shown in figure.




Fig. V-I characteristics of photo diode.

Advantages of Photo diodes:

- 1. It can be used as variable-resistance device.
- 2. Highly sensitive to the light.
- 3. The speed of operation is very high.

Disadvantages of Photo diodes:

1. The dark current is temperature dependent.

Applications of photodiode:

- 1) Photodiodes are commonly used in alarm systems and counting systems.
- 2) Used in demodulators.
- 3) Used in encoders.
- 4) Used in light detectors.
- 5) Used in optical communication systems.

Combinational Logic Cercuits Tyothena I Lasic Theorems & Propostice of Boolean Algebra:
combinational Logic Cercuits Tyothena
Duality: Dual of relation A+A=1 & A.A=0. Duality: Dual of relation A+A=1 & A.A=0. Duality: Dual of relation A+A=1 & A.A=0. Basic Theorems:
2008 1760
meorem@ A+A=A 0+0=0 => A+A=A
Proof: A+A = (A+A). (A+A) = AA+AA+AA+AA = (A+A). (A+A) = AA+AA+AA+AA+AA+AA+AA+AA+AA+AA+AA+AA+AA+
The second of th
Proof: A.A = A.A fo = ACA-1/U= 1 = A
Pheorem (3)- A+1=1 1+0=1 => (+1)=1 => (+1)=1
Proof: $A+1=1.(A+1)$ $= (A+1)(A+1) = (A+1)(A+1)$ $= (A+1)(A+1) = (A+1$
Theorem (9: A.O = O.
Mecrom 6; = A
Meorem (): A+AB=A
Proof: A+AB= A(1+B) = A-1=A
Theorem (8): A(A+B) = A
POOR - A(A+B) = A.A+A.B A+AB - A

Proof + A+AB = A+AB+AB by Theorem 6 = A+B(A+A) = A-1B.1 = A+B.

Theorem (9): A. (A+B) = AB. Proof: A. (A+B) = (A+AB) (A+B) by mearem 6 = AA +AB +AAB+ABB = AB+ABB = AB+AB = AB

Distalates of Boolean Algebra?

-> 0+0=0 8+1=1+0=1

里. 生=1 1.0=0.1=0

-> (A+B) = (B++) 7 commutative law (A·B) = (B.A) }

-> A.(B+c)=(A.B)+(A.c) } Distributed law A+(B.c) =(A+B).(A+c)

-> 1+ F21 Since 0+0=0+1=1 1=0+1=7+1 +

A. A =0 8in@ 0.0=0.1=0 L (-T=1.0=0 (5)

	-		BA	D.17
IN B	A&B	2	30	0
H	101.		. 0 1	0
0.0			01	0
0.1	0	1	10	
110	0	- 1	1 1	
1.1		L		
	1			

Lawo A+(B+C)=(A+B)+C: This law starty that Lawo A+(B+C)=(A+B)+C: This law starty that variable, the regult is the same
1.6016/A-18/10 C
oring of several rangely, the result is not some of regardless of the grouping of the variables. For the regardless of the grouping of the variables for the same of
oring of several grouping of the same as
regardles of the open with C. 13
(000 0 6) 00 .
1 oped with B
- AFBITE 1000 1
THE DELICITION OF THE PROPERTY
0000
001 01 011
intre law to
Law D: (AB) C = A(BC): The associative law to Nothiplication states that it makes no difference in Multiplication states that it makes and Andring several variables are grouped when Andring several water the same and en the variables are grouped when within is the same
when the same
Multiplication states that it makes whom Anding several multiplication states that it makes when Anding several when and the same order the variously of Andrew with a serial with the same of the variously of Andrew with BANDC. A Andrew with BANDC. A Andrew with BANDC. A BC BC O
· · · · · · · · · · · · · · · · · · ·
1 ANDER With BATTO
PABCIAB O DOI O
1000 0 0 0 0
001000000000000000000000000000000000000
Scanned with CamScanner

As poilulive law: Same caw: A CB+C) = AB+AC: The distributive law states 15000 that oring several variables and Anding the sesuit with a single variable is suivalent to Anding the result with a single variable with each of the several variable 4 them oring the products AB+AC 1A-C A-B AB C (BAC)/A(BAC) 0 0 ABC 0 000 0 00/ 0 0 0 000 0 010 0 0 0 011 0 0 100 00 Demorgan's theorems: Demorgan suggested two theorems that form an emportant part of Bodery algebra. 1) AB = A+B: The complement of a product is equal to-the sum of the complements A+B AB

12) A+B=AB: The complement of a sun prototo the product of the complements

A · B A+B 00 1 01 0 10 0	7.B
---	-----

Comonical & Standard forms in straded by connecting speraling.

Boolean expressions are also known as Boolean tunit.

Boolean constants & variousles with the Boolean Boolean tunit.

Boolean expressions are also known as Boolean tunit.

These Boolean expressions are also known as Boolean tunit.

Exi Boolean function in writtening f(A,B,C) or to

f(A,B,C) = (A+E) C or to = (A+B) C

let us conside the four variable Boolean familiary

f(ABCID) = A+Bic+ACD

Literaly

Each occurrence to a variable in either a complemented of any oncomplemented form is alleitalite A product term is defined as either a literal of a product of literals.

- (AIB, (D) = (B+B). (A+B+C). (A+C) Liferaly A sum term is defined as citting a literal or a sum of literals. Literaly Leterms are in two forms. -> Sum of product form (SOP) + -> Product of sun form. Pos un of Product form: The words sum + product ane exived from the symmetre representation of the or in (ND functions by + & . A product term is any groups liferally that are Ander to gettere. For example: ABC, Xy & so on A sum term is any grup of literals that are Bred together ex- A+B+C, X+Y+ & soing A sam of product (SOP) i/s a group of product terms ored together. product fermy 2, +(P.Q.R.S) = Pg + gp + PS product terms

· Pooduct of sun trum - (hos) A product & sums is any groups of sun 9x2) f (A1B,C) = (A+B) (B+C) Anded together. Bay. 2) f(P,Q,R,S) = (P+Q)*(R+S)*(P+S) Committed for 1 (Spandard Sop & Postarm) = sum termy. The annied from see the special cose of sop 1 pos froms.

Prose nee also known as standard soil pos froms. Standard sop-form or minterny comonici fry: If each term in sop form contains all the literals the the sop form it known as standard or canonical sop-form Each individual term in the standard sop form is alled mentery. These see, canonicol sop formy in also knowy as mentery carronical form. ext of (A,B,C) = ABC+ ABC+ ABC Each product term consists of all Literals in either complemen fory or un complementer form. Standard Pos fring of Martery cononical form; Its early term on pos from contains all the life.

He pos from is known as standard of

nilal posterm. Each Endividual term on the idard Pos form Ps called maxterm. mosefore nonical posterny ix also known as maxtery denomial :M -EX: ALAIBC) = (A+B+C) + (A+B+C) Each sum term consists of 4, B, c) = Em - sop all titerals in cettre complement AIBIC) = TIM - POS form of concomplemented form. duct - of - Sums simplification; (Agr = A) 1 ples 4BCD+4BD= FBD(CT) (A.1=A) = ABD. 1 = ABD (.B+B=1)

A BCD + ABCD = AED (B+B) (-.B+B=1) = ACD-1

= AED


A-1=A


(a), xy + xy = +xy = +


= Y (X+=)

ABC+ABC+ABC Marin = AC(B+B)+ABC (A+A) = AC+ABC = A(Z+BC)=A(Z+B) 200/60N Sunt ABC+ABC+ABC=A(C+B) LHS = ABC+ABC +ABC 400 = ACCB+B)+ ABT · : A +AB = A = A (C+BE) = A (C+B) = AC+AC = R. HS 6 ABCD+BCD+BCD+BCD = BCD(A+1) +BCD+BCD = BCD+BCD+BCD = BD(C+T) + BTD = B(D+CD) (:A+AB=A+B) = B(D+CD) (AIN=A AC+ C(A+AB) = AC+AC+ABC = c(A+AB). A+AB=1 ABED+ABCD +ABD = ABD(Etc) +ABD = ABD+ABD = BD(A+A) (A+A=1)


Map Method: The Boolean fundings can be simplified by lay laws, ruly & Theorems, the simplification of Books iting is very important as it saves the Hardware wire à l'hence the cost for design of specific 1300 lean muting. on the other hand, the map method gives 3 a systematic approach for simplifying a Boolean expression. The map method, first proposed by veitch + Modified by Karnalyh, hence it is known as the leiter diagram or the Karnaugh Map. re-variable, two-variable, There-variable sea variable Maps : The basis of this method is graphical chart Knowy as Karnargh Map (x-map). It confeirs box's Callet Cells. Each of the cell represents one of the 27 possible products that an beformed from n variables. Thus, a 2-variable map contains 2=4 cells, a 3-variable map contains 23=8 cells & so forth. As co of 11 A 86 01 11 10 3-variable rap values 0 4- Variable map 2-variable raf (8 cels) 1-variable map (ucells) 16 cells) (2 cells)









ie all 1's present in it know are Called intial prime Pypliants. Pinimize the expression Y=ABC+ABC+ABC BE GOOUPI JAC ABELABG GO = ACCB+B)=AC CO = ABZ + ABC + ABC = AB(Etc) + AB(Etc) Group 2: B = AB+AB = B(A+A)=B Y= ABZO + ABZD + ABZD + ABZD + ABZD + ATECT minimize - the Garrenson - G3 - ARCD 01: 00 AB AB OI 11 Y= ABCD+ AED'+BE AB 10 Require the following four variable function to its minimum Sum of me !! Y-ABCD+ABCD+ABCD+ABCD+ABCD +ABCD+ARCN+ABCD Sun of Products from 7- G-1= BC -6-2 = AD 14= BC+AD+BD 00 01 FB でかり






Describing Incomplète Booleay function: hy the sec SIL In expression, f(A,B,C)= 5 m (0,2,4) + ((1,5) nunterme are 0,2 14. The additional lery of (115) in boduled to specially the don't are anditiony. This len specifics that outputs for min terms 145 are not specific chance there are tout lare conditions. Letter d'is used to indicate don't have conditions fulle expression. The above expression indicates has to represent form contikons in the himsery canonical formula. Ty the Similar manny institute the fort contibute in-the most term canonial formula. For executive -P(A,Bic)=TIM (21.5,7)+ -((1.3) minimitation d'Intempletely specifics from thoms; A circuit designer in free to make the output An any do Care condition either a of or i in order to produce the simple output expression. consider a truth fable A. B It is not always asvisable to 11 Rut don't laves as 1x. Here, the don't a 1 001 olp for cell ARCIA taken as I to Arm 0 a rund e don't care of the lett ABE it 100 taken of a gince of in not helping any 101



subpadél: + full-subtraces is a combinational viruit that performs a subtraction between two bits, taking puto account borrow of the locally significant stage They concust has three inputs I two outputs. The Three ilf, one 4,B & Big, denote the minuend, subtrahend, to previous borrow, respectively. The two outputy, Dt Bout represent the difference & old borrow, respective E PERE Puputy 1-0 =1 1-120 0 K-Map Simplification of D4 Bout For Bout Bout - ABig + AB + BBing

DE BERLENDER HERM



OOPPEBEDANG 1001/2 BCDAng The addition is look which is q. Sum greatly than 9 with Gray 0; let us conside addition of 648 by Bi 0110 KBCD for 6 1000 KBCD for 8 1110 & Powalid BCD num The sum 1110 is an invalid BCD number. This has occurred be Guse the sur, of the how digity exceeds 9. whenever this occurs the sum has to be corrected 1. - Hoe addition of six collo) by the Frivalist BCD manis as diocal below F BCD for 8 111000 - S. cally RED mamby 4.0160 0001.0100 x. BCD ta 14 After addition of 6 Gry is produced into the second decimal position. sun quali 9 or let with Gry 1: cet us consider addition of 849 in BCD E BCD AR 9 0001 < In correct BCD

Boolean expressing for the olps of half-substration by defermined as follows. K-Map Simplificating to half-subtractor FOI BOYTOU For difference BOROW=AB Logic diagram Borrau In multidigit subtraction, we have to subtract two bits L'initations of Half-subtraction; along with the borrow of the previous digit subtraction. Effectively such subtraction requires subtraction of thereet This is not possible with half-sub tracks.

SUBTYALLSYS -

The subtraction consists of Four possible elements at the operations, namely, م

0-0=0

0 - 1 = 1 with I borrow

. 1-0=1

In all operations, each subtrahend bit is subtraled from the minuend bit. In Goe of second operation the minuend. bil is smalled thay the subtrahend bit, home I is borrowed Just-as turge and half + for alders, there are half-t-

Full -subtractors.

Half-subtractor: 1- hour-sui tractif is a combinational circuit that sub tracts two-bits & produles their differe. 2. Thats has an olp to specify if a 1 has been borrowed. let us de signate minuend bit as A4 the subtrahent bitas B. The result of aperating A-B for all possible values of A4B is to bulated in below table

.0	> %	1 olps	
TA	В	Difference	Borrai
0	0	0	0
0		,	0
		0	0 /

The half subtractor has two ilp variable & two dp variable

Digital computers Portary various metic operations. The most basic operation, is the ition of two binary digity. This simple addition Sisty de Four possible elementary operations, namely


> 0+0=0 0+1=1


> > 1+0 =1

The Bist-Ituee operations produce a sum whose longiture cae light but when the last operation by performed sum is so digity. The highly ignificant bit est this result is called 2 carry, & lowg. significant bit is alleg sum. The logic, circuit which performs this operating 18 called a half-ad The circuit which performs additing to three bits (Iwo signifiant bits 4 a previous carry:) is a full-addle. Malf-Addle: The half-addle operating needs two binary Flps: augend 4 addend bits 4 two binary outputs: sum t

variables for half-addle operation. outputs in puls Carry | sun 0

Grry. The touth take gives the relating between input toute P/B Half-Addle Block schematic of half-attle







Limitations of Half-addle- Ity multidigit actions to add two bits along with the arry of previous digit addition. Effectively such addition requires addition of the half-adder. Hence half-adder bits. This is not possible with half-adder. Hence half-adder not used in practice.

Full-Addle: A Full-addle is a combinational circuit that
forms the arithmetic Sum of three input bits. It consists
forms three inputy to two outputys. Two of the input variable
detree inputy to two outputys. Two of the input bits to
denoted by A.L.B., represent the two significant bits to
denoted by A.L.B., represent the two significant ary form
denoted by A.L.B., represent the two significant form
the added, The third input con, represents the Gray form
the previous lower significant position. The truth table
the previous lower significant position. The truth table


colon function for sum can be further simplified. SUM = ABCM + AB TRY + ABTRY + ABCM ollows = CPy (AB+AB) + Zin (AB+AB) = Cin (AOB) + Zin (AGB) = cin (NOB) + Tin (AOB). = Ciy (1) (1) (1) RED implified logic diogram to, tour-house A Full-addly an also be implemented with two best-add 4 one of gate hart-order CIN





Scanned with CamScanner



A, AO B, BO. A>B A>B AAB 11 00 1 0 0 0 11 0 1 0 0 0 11 1 0 1 0	
K-map simplifications: $FST A > B$ Alaboration of the state of the	
A>B=AOB, Bo+AOB, $A>B=AOB, Bo+AOB,$ $A>B=AOB, Bo+AOB,$ $AOBO+AOB,$ $AOBO+AO$	AOB, B
A, $A = A_1 A_1 B_0 + A_0 B_1 B_0 + A_1 B_1$	








3 to 8 Delogice:
there gite vivips are decoded into eight offy, each of the 3ilp various of the ninterms of the 3ilp various of the 1/25
The Three inverters
and a polyted to achie at the
coupput based on data inputs. 4, B +G
Truth table
EN A B C. 124 18 4 19 19 50 50 1
10 × × × 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
01000000 logic diagram
1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
y=A y=A y=A
32 4


Scanned by CamScanner

Gegicodes :- Ayencodep es a digital circuit that pextorms. the Inverse operation of a decoder. An encoder has 27 ? [P Lines It molp lines. In encoder the olp lines generate the binary Cope Corresponding to the ilp value. The general structure the encode circuit is shown infigure. The decoded information is presented as 24 i/pg producing in possible of Ps. ilps 1 27: 7 indata Erade 3 secimal to BCD Encode: The decimal to BCD encodes, isually has ten input lines & Four output lines. The decoded de cenal data acts as an enput by encoder e encoder BCD output is available on the four output lines. o _ Decimal 2 BCP encode OPS i P ABCD 0000 A = 08 +9 0001 B=04+95+8+97 0010 C = D2+P3+D6+D7 0011 D=D1+D3+D5+D7+D9 0 100 0101 110 1000 1001




Scanned by CamScanner


fority Encode: A priority encode is an Enlode circuit that includes the priority tunction. Ty primity-encoder, of two or more impuly one excel to 1 at the same time, the input having the highest Priority will take precedence. To - Priority - Yo he fouth take of 4-bit Sign Costof mont enlode. In truth take, shows 13 ilp with highest priority inputy outputy L' To ilpwitte lowest Po I I2 73 /2 Yo V Priority, when I3 & ilpis high, regrallets of others.
ilps output is 11. The In-000 00 hay the next posioning is lo x 1 0 The olp for 10, is generated only it highly priority oles age of a so on. The ole (a valid of indicate)? Indiates, one or more of the inputy are equal to 1. It gil ilps age 0, vis equal to 0, Mar RingPlification F37 Ya-170+V




Scanned by CamScanner




Scanned by CamScanner



Scanned by CamScanner



Scanned by CamScanner



Unit-5

Sequential Lagic Circuits

Sequential Lagic Circuit:

In Sequential Circuit

the output depend 1/p (combinational not only on the present inputs but also on the sequence of Memory)

is previous state of bid Block diogram of state of the Circuits require sequential circuit.

memory elements to state of the machine the previous output or state of the machine to determine the present output.

OP

- of A sequential circuit can be clossitied into standard and Astrohomomy circuits.
- gf the transitions of the sequential circuit

 from one state to the spext state are

 controlled by a clock, they the circuit is called

 a synchronous sequential circuit.
- D Astronous sequential circuit.

 When the Circuit 18 not controlled by a clock,

 then the circuit transition from one state
 to the next state occurs whenever there
 18 a change in the input to the circuit
 at any time, this circuit is called of

 adjacksonous sequential circuit.

 A REDASSINGLAROWERS Sequential circuit tive high


Spead &

Asynchronous sequential circuit are also Clossified into fundamental mode 98 tochronow sequestial circuits and puse mode ospochronow sequential circuits.

- If the sounder of state variable is or thes the sequestial circuit has an possible States.
- =) closlification of sequential circuits. sequential circuits are generally classified into Sive different closses: Charle Brent
- W Class A circult
- 1 Class B Grent
- @ Closs C Circuit
- (1v) Closs D Wrent
- Closs & circuit


O CIONA CITCHIT

The Class A Circuit is debined of a MEALY circult mamed after G. H Medy, (NS) The bodic property of Mealy circuit is that the off is a function of the present input Condition and the Present State (PS) OJ64MPPOUAGIZANET



ASTRICT SOCIETY OF THE ID WAS

the banklak




The block diofram connection for close and Closs & circuity one shopp in the 1(d) and 1(e).

= Latches.

The bostc unit of storage x1 18 the latch or Hip-Hop.

This storage x1 sequestial circuit has 12 only two states. It is side Basic Latch-cross a one most cell, which coupled invarient



is capable of storing one

bit of intermetion le lefic 1 er 0.


mix sequential circuit is also called a latch since one bit of intermation can be locked or latched me bosic latch coosists of tho inverted of shown in hig (a).

-> The output & of inventor G, is connected to the input X2 of G2 and output & of G2 is connected to the input X, of G,.

Let obsume the output of & Gil ite & = 1 and output & of Go is then the output of Go he & = 0 Similarly, when & = 0 tron & = 1

> If the circuit is in state 1 or o at 8 and 8 respectively, it Continues to remain latched in the Same State.

-> -The general block Schematic representation of a lotch with provision to enter digital date is shops in sizebj. It has one or more isput and two BEDMPNOTE SPROTPAX 8. - PNO ONTPUB 64ME QUARRENMERMENt of each other.




High) Block diagrams of a latch with provision to ester disited data.

9f 8=0 -> Reset tren 3=1 It &=1 -> Set then \$ =0 ; it pill ye when the latch output 8 = 0 or 1, it Pill remain in the same state untill one as more of the since the A little will one of more of touth. since the latch of Aill remain set/ reset untill the trigger pulse is given to change the state.

The S-R latch had the inputs namely SET (5) and (i) Set-Reget (S-R) Lotch RESET (R) and the outputs & and &

The S-R latch eas be estily implemented using NOR gates or NAND goted.




UI) NOR-based S-R latch:

The NOR- based S-R latch is shown in the Sig(b).

1	The same	
Truth	-tabl	P
TYWN		-

100	put	Owt	Mg	Action	0 3 6	1
S	P	The second second second	321	State		
0	0	an	Bn	No charge	118	क्ष अ
0	1	0	1	Reset	940	40 300
1	0	1	0	set		
1	1	0	X	Forbidd -	- Invalid	4 10 120



V&n -> Represent the state of Hip-Hop before appliting the input (in present state)

Rost - Represent the State of Hiptop attention application of input (ie overat state)

Coses: When s=0 and R=0, Tris is the normal rating state of the NOR latch and it has no effect on the output state. 8 and & Aill remaining some State as they are prior to the occurence of this ispht Godition Cose 2 1- When S= 1 and R= 0 Tris All alay set 8=1, where it Ail remain


ever after set return to 0. Case 3:- When Seo and K=1

This Aill al Pays Reget 8 = 0, where It Aill remain even after RESET return to 0.

Coley when REI and SEI

at the same there and it produces &= &= ? It the isputs are return to zero simultaneously the resulting output state is erratic and unpoedi-- etable. This input Condition should not be used. 1 st is forbidden

(11) NAND - bosed S-R latch [Active-low sklotch)



In	pht	OH	nt	Action
3	R	De 27-41	Q H	State
0	0	. ×	×	forbille
0	1	1	0	Set
1	0	0	1	Raget
1	1	Sm	8,	No chang

The WAND bosed ST Fight Touth table Latch ix shops in higher.

REDIVINITE COTPROMITY INPIN of a NAME Jate DIN Arra 64MP QUARPRITHERIATH. The touth table of NAND-bodd

ic when both lopuly go to 0, both output do to 1.

This Condition is ambiguous and should not be used.

GS02: when 5=0 and R=1 alpass produced \$5+1=1
regardies of the prejent state of the latch output. to a sold on call a

COSES: When I = 1 and R = 0 forces the laker MAND

de gate output to 1. in Both = P.1 NOA, both the isputs of upper anno gotal one.

I and merebre the output of upper mano

Jate is low it sont o regardless the prior

Steete of the lateh:

Other is a lateh.

Sterte of the parch: This Com dition is Reget (clear) the lateh.

Conself: When 3=1 and R=1 low not affect the State of the latch of remains in its power State.


stockronow circuits change their states only when clock pulses are present The operation of the bodic can be modified by providing an additional control input that determined who the state of the circuit 18 to be charged. The latch Ditn the additional control isput is called flip-flop. The additional control isput is either the clock or enable input.

There one town besic types of Phip-Phop: Carlot offer x i dated

OO REDMI NO PERSONAL ALIAN ALIAN AND OUT QUADIGAMERA

8 S-R Flip-Flop:

The 5-R Hip-Hop consist of the additional AND gate at the 5 and R inputs of 5-R latch as shown in distan.




Size(9) Black diogram of S-R Stip Hop

output of both the And gotel are LOH and the changes in s and R ain not affect the output 8 of the Hip-Hop.


The start of the clock input of the start of the botic of

The S-R HIP-HOP Which Consists of the botic NOR Latch and two AND gated 18 8horn in Held.



OR SEDMINIOTES PRO MAX

O 64MP QUAD CAMERAD Clocked NOR bosed Ser HipHop.



-> The touth table of S-R HipHoP:

present	el-k PWSC	Dal	Ha I/P	Next	Action
(80)	(CLK)	S	R	80+1	9
0	0	0	0	0	No Change
1	0	0	0	1	No change
00	1	0	Coco	100	No change
1	1	0	10	1	No change
0	0	0	1	0	No charge
1	0	0	1	15	No Charge
0	1	0	1	0	Refet
1	1	0	1	0	Reset
0	1	1	0	1	Set
1	1	1	6	1	sct
0	1	1	1	× ·	forbiddees
1	1	1	1	×	forbiddos.

Cose1: for S=0, R=0 and CLK=0, the blip flop
remains in its present state. i.e. & remains
consciously protest for S=0, R=0 and CLK=1, the
CHOMPHOPLADIENT in its present state. The first

19 tour roug of the touth table clearly indicate that the state of the stip-stop remains unchanged. ic 85+1 = 85. Cotes: - for s=0, R=1 and CLK=0. the Hip Hop remains is its present state. But when elk=1, the overing Jate 1 output Dill do to 1 and dama gate - 2 output Aill go to o. NOA, o at NAMO gate-4 isput torces 8=1 which is turn result is NAMD gate-3, output 8=0 mus for s=0, R=1 and CLK=1, the HIP-HOP For S=1, R=0 and CLK=0, the Hip-Hop RESET to the O state remains in its present state. But for S=1, RED and CLK = 1, the Set State of Mir-bop is reached. This causes the warm-gated output & Jo to 0 god the OVAND-gote 2 Output to 1: NON, O at NAMO gate-3 looper forces & + 1 which is turn forces evens gete-4 outpt 8 to 0. Case4: An intermediate Condition occur when all the isputs i.e. CLK, s and R are equal The operation of S-R Stip-Hop is illustrate by the pavetoon of Shope in tigle CLK 1 - Hine bid (E) raveform of S-R Hip-Hop

(i) Initially all isputs are a and the 8 output " is o. Vender the

(ii) When the rising edge of the first clock PMSE occurs (point a) the S god R inputs are both 0, so the HIP-HOP is not affected and it remains in the

B= 0 state.

1 At the occurence of the rixing edge of the second Clock PHSE (point c), S=1 and R=0. Thus, the HIP - Hop sets to the 1 state of the oising edge of the Clock pulse.

Clock pulse:
(IV) when the third clock pulse maked its positive transion (point e), it linds that s=0 and R=1 which caused the Hip-Hop to reset to the O Stoke

(V) The fourth PMBE Sets the Hip Hop once again to the 8=1 state (point d), became sell and R=0 Theo its positive edge occur.

(VI) me difth PMBE tinds that SEI and REO, when its makes its positive going toursition. However B is already high, so It remains in that state. (vii) The REI and SEI Condition should not be used

as it results in an indeterminate Condition.

The D Hip Hop had only one input called the delay => D-Flip-flop (Delay-flip-Hop). (1) input and the ordputs & and &. D Hip-Hop can be constructed from an S-R Hip-Hop by ingerting an inverter between s and R and assigning the symbol of to the sinput. O-Hip-Hopis Shorm in big.

when the CLK input is LOW, the Disput had solet inputs of mo effect, since the set and relet inputs of of operated as follows: NAND HIP-HOP are Kept High.

OQ REDMINOTE & PROMAXIOCK Joy HIGH THE SOMERY OF SERVICE OF THE DISPAT. 98 Pill take of the Value of the Disput. 98

CLK = 1 and D=1, the NAMD gate-1 owent feel 1

Which is 5 isput of the botic NAMD boted S-R

Hip-Hop and NAMD gate-2 output goes 1 which is

the R isput of the botic NAMD-boted S-R HipHop.

Therefore, for S=0 and R=1, the HipHop output

Dill be 1, ix. it follows o lopat.

Similarly, for elk=1 and 0=0, the Hip Hop. output


Pill be 0. If o changes while the elk is HIGH.

As transfer of deta troom the lapt the output

is delayed, it is known at delay (D) Hip-Hop. The

D-type Hip-Hop is either used as a delay or as a

Letch to store I bit of binary Intermedian




-> Truth table of D= flip-Hops

CLIC	Topat Dem	80+1
1	0	0
199	1 -	1
0	46-0	No charge


REDMINOTE 9 PRO MAX
64MP QUAD CAMERA


higher to me



A J-K Hip-Hop can be obtained from the clocked SR Hip-Hop by augmenting the AND gates of shown in dig (0). The Lata input J and the output \$\overline{g}\$ are applied to the direct and gate, and Its output (JE) is applied to the S loput \$\overline{g}\$ are connected to the Second And gate and its output (KB), is applied to R input of S-R Hip Hop, The Traphic Stonbol \$\overline{g}\$

J-K Hip Hop 18 Shope in hig (b).





bigeb) Graphic symbol of J-K HipHop

.: |S= 1 8 0 and R= KB


Touth table of J-K dip-dop

Clock	J	K	B=+1	State
0	×	×	87	1
1	0	0	80	HOLD
1	0	1	0	Reset
1	1	0	1	SET
1	1	1	8,	Toggle

CAMPATTACTERS EAT is

eharacteristics table

7	K	80	89+1	
0	0	0	0	1 - 0
0	0	1	1	7 001
0	1	0	0	
0	1	1	0	70
1	0	0	1	
1	0	1	1	+1
1	1	0-	1	1 _
1	1	1	70	78




- =) Race Around Condition ..
- The Race ground condition Aill occur shen
 - (i) J=K=1
 - 1 traces 2 ton
 - @ Flip-Hop is level tridgered.
- For the duration that of the clock pulse, the output & Pill Oscillate back and forth betteen 6 and 1. At the end of the clock pulse, the value is' is uncertain. THE Situation 18 reflered ed race around Condition.
- To avoid rate- around Condition,

took ton < tpa(ff) <T

- -> Race around condition dow not occur in edde triggered Hip-Hop.
- =) Moster- slave J-K flip-flop.

To avoid rate- around Condition, moster slave ff is wed.



-> In moster slave Hip Hop, moster is applied with input clock and slave is applied with inverted OCIESKIE OUAD CAMERA Slave ontherage mains in previous state.

- only then slave output chanded.
 - -> Output of moster can change many times but slave output can change only one time so master ff act as level triggered and slave ff act of edge triagered. Theretere, there is no race around condition at the output of the slave.
- A register is used to store binast intermedian capable of shifting binary intormation either to the right or to the left is coiled a shift redistri-
- -> In register to store N-bit, it required N-FF. mere are the methods of shifting the data.
- (i) serial shifting and @ parallel shifting.

 - elassisted sister 4 types:
 - (a) SISO Serial In serial onti
 - (b) SIPO- Serial In parallel out
 - (c) pIso parallel In Send out parallel In parallel out (4) PIPO-
 - as SISO (serial-In-serial ont):

 - In right shift SISO register, LSB Lata is capplied at the MSB ff (D-ff)
 - OO REDMINOTE 9 PRO MAX CONSTRUCTED DIMERIOCK PHASES IN SENIOR +0000

进

n' bit data is stored in SISO regist output is taken serially for this (on-1) clock pulses

ISISO register 18 used to provide in clock

delay to the isput data.

94 Tis the Home period of clock pulse, they delay provided by SISO 18 TOTO



det is Consider 1101 data 12 espered. The touth table I shows the operation of entry of 1101. Truth teble-2 shows to the action of shifting all logical-1 isputs isto as isitially regot shift register.

shift	80	88	8c	S.D
0	0	0	0	0
1	1	0	0	0.51
2	0	1	0	0
3	1	0	1	0
4	1	1	0	1

shift pupe	Q _A	8 _B	B _C	80
100	0	00	0	0
1 1 23	T	00	0	0
2	1	100	0	0
3 1	dis	28	1	0
4	1	1	1	

Towth-table-2


Touth table-1 @ 4- bit Ledt shift SISO register.

> In Left shift SISO register, MSB deuter OO REDMINOTE & PROMAX LSB FF (DFF)

To ester the 's' bit data in serial toron he 18 require in clock pulse.

-> To exit or getting output of n' bit data of Serially He require (n-1) clock pulse.

Hartho de ballas al



and are	shift	&D	8c	86	80	14/hgg	14	79
		DATE OF	9	CA	GRED			
- 1	To the state of th		R			31999		
						9)44	a s plan	
			1 1					
III	111	h		1	M	1		
1		100	1		1			


O REDMI NOTE 9 PRO MAX 64MP QUAD CAMERA

19

- Ui) SI po (Serial-In-parallel ont):
- -> for 'n' bit serial input data to be stored, the ormoder of CLK pulse required & or.
- 7 for 'n' bit parallel output data to be stored, the number of CLK pulse required is zero.

for example:-

A 4-bit serial-In - parallel-out (SIPO) register 18 shown in dig (a). It consist of one serial input and outputs are taken from all the Hip-Hops are parallel. In this register, data is shifted serially but shifted out in parallol.



Sida 4-bit SIPO register.

- ID pI so (parallel In-serial ont) r-fight.
 - To store parallel in date, if he store n-bit tren the number of CLK puse required = 1 clock puse
- To store serial out data, if we store in bit then the number of clock pulse required = (n-1).

for example. A & 4-bit PISO register is shope in big(a).

Let A, B, e and o be the four parallel data input lines and SHIFT/LOAD is a Control input that

CORREDA NOTE 9 PROMAXLITE of Late of A, B, C and D 64MP QUAD CAMERA

Hip Hop. The A input is directly Connected this Hop the of input of the properties to the objective and properties of the objective of the obj

Simultanearly.

AND Jates Gy through

Gy one disabled and the remaining AND Jates

Gy through Go are enabled, allow the data

Gy through Go are enabled, allow the next.

Bits to shift right from one stage to the next.

Bits to shift right from one stage to the next.


The of Jates allow either the normal shifting

The of Jates allow either the normal shifting

operation or the parallel data entry operation,

appending on shich the AND fates are enabled

by the level on the SHIFTI LOAD input.




21 Livy PI PO (parallel - In - parallel - ont) Resister:

for parallel in data the symber of elk puse required = 1 CLK puse

for paralled - out data, the number of clk pulse required = 0 clk pulse

A 4-bit PIPO register is shown in tig la. In this register, data inputs can be shifted either is or out of the register is parallel. A180, is this resister, there is no interconnection between Successive Hip-Hops lince no shifting is require. Here, the parallel inputs to be entered should be applied at A, B, C god o is put which are directly Connected to Disput of respective Hip-Hop. On applying a clock puse, mude inputs are entered into the register and are immediately available the output BA, BB, BE and Bg.



O REDMI NOTE 9 PRO MA 64MP QUAD CAMERA

- =) counters in the country of the land to the - It is a sequestion circuit tormed by the -> counters are basically used too
- - (i) country of the number of clock pused required.
 - (ii) Frequency division

 - With the specific constant ways . The said (iv) frequency measurement
- W) Davetorn deneration
- -> counters are clossified of:
- (i) Asynchronow Counter (i)
 - 1 Stachronous Counter Bloom follows

Notes :-

If N = Total mo of states and m= number of flip-Hop +xn

- (i) If N=27, they we get Binary Counter If N < 27, they we get Non- pinasy Guster
- The "MOD number" indicated the number of stated
- -> for n-ff, Guster Aill be 27 differest stotel and theor this Counter is said to be Men- 27 Gunter.
- -> Mos number indicates the frequency division tactor
- Obtained from the Last FF.
- -> # 9+ Dould be capable of Gusting upto (27-1)

before returning to zero states.

Note: - 1) In Mos- of Counter, if applied input frequency

OBREDMINOTE 9 PROMATORS are Corcaded sith MOD-M foiled. by Mos-N, this muster of overall stated of

23

"Men-MN" Guster is (MXN) and Couster is colled

=) Asynchronow (series) Counter!

A 4-bit binary ripple Counter is shown in tigle.

A binary ripple Counter is constructed using clocked

A binary ripple Counter is constructed using clocked

J.K ff. The system clock, a square Dave, buived

ff A The output of A brivel ff B, the output of B

trivel ff C and the olp of C drivel ff D. The overall

propogation dolay time of the Counter is the sum of

propogation dolay time of the Counter is the sum of

individual delay of Hiptop. All the J and K inputs


individual delay of Hiptop. All the J and K inputs

individual delay of Hiptop. All the J and K inputs


individual delay of Hiptop. All the J and K inputs

the connected to Vec (1), which means that each

thiptop toggles on the negative edge of its clock ipp.



lig (a) 4-bit biograf ripple Guster



State	BA	8B	8c	80	Mod-number or modulus.
0	0	0	0	0	
1	0	0	0	1	gt is a Mos-16 ripple
2	0	0	1	0	tre mod mod-number of a
3	0	0	1	1	the the total mumber
4	6	1	0	0	of stated it sequences to
5	0	12,	0	1	in each complete cycle.
6	0	1	1	0	
7	0	1	1	1000	- Mon-number = 27
8	1	0	0	0	where mano of ff
9	1	0	0	1	by the Counter is 2-1
No	1	0	1	0	mertore 4- Hiptop Counter can
11	1	0	1	1	Const = 24-1 = 1510.
12	1	10	0	0	THE STANLE OF THE STANLE STANLES
13	1	1	0	1	
14	-	1.0	1	0	2 Albert Charles Of Historian and
194	0	115	Da-16	No. of Concession, Name of Street, or other Persons, Name of Street, or ot	2 styles and 3
15	111	1	1	The Part of Street,	COURT OF THE ST. LEGIT
0	9	0	0	1000	The same of the sa
		1 10	100	400	
200	- 14	in fi	501	Mahi	Kill (S)

3) Ripple Cousters Aith Moduly 427

ovon - Binary Ripple Counter :-

* A MOD-6 ripple Coupter is shown in his (b).

Here we take 3-flip-Hop.

.. No. of state = 23 = 8 states.


Head Stated = 6 and

REDMINGTHERPROSYLE MOST of MOST - 6 GUSTER = f/6.

-> clear(clr) and preset is used in mon-binary Gusta

- Clear (CLK) is used to restat Country Pithout clock.

preset is used to set conster. 219715 21-00pt 12 21-36



81516 MOD-6 Ripple Couster.

1. NAME gate output is connected to the clear inputs of each Hip-Hop. As long of the NAOND gate output is HIGH it mill have no effect on the Counter. When the overing date output for LOW, it Dill Clear all Hip-Hop and the Counter immediately Joes to the coo state.


The outputs of Counter as and &c are given of input to the NAMO Jake. The OVANO gate output just LOW Wherever &B = &= 1. This Condition Pill occur When the counter goes from the 101 State to the 110 State (ie. 6th 1/p puse). The how at the mand gate output Dill Clear to Counter to the .000 State once the HipHop have been cleared, the want gate owent goes back to HIGH, since &B = &C = 1 Condition mo longer exist de la seria - mois

3. The Coupting seems sequence is 000 - 001 - 010 -011 - 100 - 101 - 098 - 717 - 8 04 - 101 - 001 - 110

both de totally best

S = total & possible

64MP QUAD CAMERA




=) Astrohomom Donn Courter ._

A down conster using n-ff counts downward from a marcissous Gust of (2"-1) to zero. The Countdown Sequence for a 3-bit down Country is shown in table.

Sta te	- Rc	80	BA	
7	1	1	1	
5	1	VI	0	
5	1	0	1	
4	1	0	0	
3	0	1	1	
2	0	1	0	
1	0	0		
6	0	0	0	
7	1	1	1	

Table 3-bit Asynchronois down Groter.

changes its states (toddle) at each megative transition of clock of it does in the up-Gunter. The BB output changes state every time of Jaes from Low to HIGH. ie when BA feel from HIGH to Low, Bc changes state each time BB feel from HIGH to Low. The HIGH, is when BB feel from HIGH to Low. The HIGH, is when BB feel from HIGH to Low. The Is a down counter, each Hiphop, except the LSB flipthop, must totale when the inverted output (B) of the preceding when the inverted output (B) of the preceding the HIGH to Low. The High to low. The High show the Among Sa down Counter.



=) Asynchronous up-down counter.


UP-DOWN Gouster is also called Multimode Guster.

In UP-Gouster, each Hip-Hop is trisgered by the mormal output of the preceding Hip-Hop.

In a Down-Couster, each Hip-Hop is triggered by the inverted of of the preceding Hip-Hop.

In both the Guster, the first HipHop is triggered by the input pulse.

Shorn in highal.



goden

The Touth-table of U-bit UP-DONG Covoter:-

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Coust - UP Mode			Coust - sons mode			2				
0 1 2 3 4 1 0 1 0 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1		80	8c	20	84					Company of the last	
1 9 3 4 5 6 7 8 9 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	0	0	0	0	15		Contract of the Contract of th	-	200	
9 3 4 5 6 7 8 9 10 1 1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0	+	0	0	0	1	THE STATE OF THE S	THE STATE OF	Paris I	1	1	
4 5 6 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2	0	2000	10	0	19090	1			0	
56 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3	0	0	1	P	FISH ALL	1	1	6	1	
6 7 9 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4	0	1	0	0	12	The second of th	1	0	0	
1 9 1 0 <td>5</td> <td>0</td> <td>1</td> <td>0</td> <td>19</td> <td>11</td> <td>1</td> <td>6</td> <td>19</td> <td>1</td> <td>1</td>	5	0	1	0	19	11	1	6	19	1	1
8 9 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6	0	10	1	0	010	NI W	0	1	0	-
9 1 0 0 1 0 6 0 1 1 0 1 0 1 0 1 0 1 0 1 0	7	9	1	1	1	. 9	die	0	10	1 4	+
9 10 10 0 6 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1	8	1	0	2000	0	8	H	0	0	0.	
11 1 0 1 1 0 0 1 0 1 0 1 1 1 1 1 1 1 1	9	1	0		P		0	(F)	T	11/2	
12 1 1 0 0 4 0 1 0 0 13. 1 1 0 1 3 0 0 1 0 14 1 1 1 0 2 0 0 1 0 15 1 1 1 1 0 0 0 0 1	10	1	0	10	0	0 6 HO	0	1 19	de	0	
13. 1 1 0 2 0 0 1 0 14 1 1 1 0 2 0 0 1 0	11	1-0	0	m	Hall	2	0	1	0	1	-
13. 1 1 0 1 3 0 0 1 1 14 1 1 1 0 2 0 0 1 0 15 ! ! ! ! ! 1 0 0 0 0	12	46	10	0	0	11.5	2000	1	0	0	-
15 1 1 1 1 1 0 0 0 1	13 .	116	lin	0	Pol	3	0	0	67/4	140	
15 1 1 1 1 1 0 0 0 0 1 1 5	149	to	1	Los	0	2	0	0	11	0	1
	15	1 500	1	1	1	1	0.	0	0	THO	(
0 10 0 0 0 0 0 0 0	0 1	0	0.	0	0	0	10	0	0	O	1

=) propogation delay in Ripple Counter.

it has complative settling time. In ripple Guster each Hip-Hop is to agreed by the transition of the output of the preceding Hip Hop.

for proper operation of the sipple Counter

dias


Telk > on tpa(ff)

Maximum clock frequency 4

felk (max) = 1

=) Synchronow (parallel) Counter:

A 4-bit (MOD-16) Synchronowy Guster with parallel carry 18 shown in didla 80



O REDMINOTE 9 PRO MAX

O 64MP QUANTAJAMERAIL STOCKOODE COURTER

In this counter, the clock inputs of all Hiptops are connected together so that the isput CLK Signal 18 simultaneoutly to each Hiptop. only the LSB Hiptop A has its J and K inputs connected Permanenty to Vec while the J and K inputs of other this Hops are drives by some Combination of Hip Hop outputs. The J and K inputs of the HIPHOP B are connected with &A output of HiPHOP A. The J and K inputs of Hip Hop c are connected Dith AND operated output of 8A and 8B. Similarly The J good K input of D Hip-Hope one Connected with AND operated of of 8A, 8B and 8c. Truth table of 4-bit binary synchronous Counter

	State	80	8c	188	Rn
	0	0	0	00	0
	1112 00	0	0	0	1
	2	00	0	1	0
	3	0	8 0	1	1
	4	0	1	0	0
	5	6	1	6	1
1	6	0	1	1	0
18	Fat	0	1.3	1-+	1
	8	4	0	0	0
4	9-1	-1	000	10	1/20
	10	1	0	7	0
	11	14	-0	1 ,	4
	12	1	1	0.	0
	13	1	1	0	-
	14	1	Land.	1	0
	15	1	1 1	How	874
	5 REDMA 64MP	OUAT	2 PRP CAME	MAX R.A	0

from touth table

Marcal Market Sta


HipHop A changel its state Thith the occurance of negtive transition of at each clock pulse. The HipHop B. Changel its states when &x = | and When there is negative trangition at clock input. Hip Hope changes its state Hen 8A = 8B= 1 and then there . is negative transition at clock input. Similary Flip-Hop D changel 1+8 States when 8A=8B=&=1 and then there is negative transition of clock input.

-> Total dalay = propagation delay of one Higher +
propagation delay of AND Jake. -> The mascinoum trequency of operation of synchronous

there to is propogation delay of one tip Hop. ty is the propogation delay of one and gets. -> The synchronous conster had more complex circuity that as Asynchronous Couster.

=) Synchoonor Counter Mith Ripple corry.

A 4-bit synchronowy counter with parallel earry 19 shown in tideb.



Sixth 4-bit Synchronory counter_ Pith ripple Gord

- The maximum clock frequency for a 4-bit syndronomy Counter with parallel earry is

forex = tp+ty

In this counter, of the number of stopy in a stockronous REDMINOTE PRO MAX GAME VERAD CAMERAEL increasing number of AND Jotes.

Similarly, the number of inputs per control gate also increased. The above problems of synchronous Guster with parallel carry are eliminated in a ripple carry synchronous counter of shoots in by (1), but maximum clock frequency of the counter is reduced.


The maximum clock drequency for an on-bit synchronous counter Pith ripple carry is diven by

phere,

memories are devices that can store distributed are or information in terms of bits

The read only memory (Rom) is also called mosk rom: The information is inscribed in the terms of presence or absence of a link between word (access) line to the bit (sense) line.


- Arenitecture of ROM:



The block Liagram of ROM 18 Shown in Hga. It consists of or address lines and on output lines. Each bit combination of the address variables is called an address. Each bit combination that Comes out of the output lines is called a data word. Hence the number of bits per word is equal to the number of output lines (m):

=> 32×4 ROM using or gotes :-

Internally, the ROM is a combinational circul-THE AND gates connected of deceders, and no. of gates 18 equal to the number of output lines in the unit. The insternal legic Good touction of a 32xxxx Rom is shown in dig(b)



Sigeb) 32x4 ROM Wing OR getted

input

The 5 Naniables are decoded into 32 (25=32)

lines by means of 32 AND Jotes and 5 inventors.

each one of the 32 address selects one and

only one output of the decoder. The 32 outputs

of the decoder are connected through tules to

each or jete. Actually each or gate had 32

inputs and each input of the or gate Joes through

a ture that can be bloom as desired.

3 Types of ROM

