### CS304PC: COMPUTER ORGANIZATION AND ARCHITECTURE

### B.TECH II Year I Sem.

L T P C 3 0 0 3

Co-requisite: A Course on "Digital Logic Design and Microprocessors".

### Course Objectives:

- The purpose of the course is to introduce principles of computer organization and the basic architectural concepts.
- It begins with basic organization, design, and programming of a simple digital computer and introduces simple register transfer language to specify various computer operations.
- Topics include computer arithmetic, instruction set design, microprogrammed control unit, pipelining and vector processing, memory organization and I/O systems, and multiprocessors

#### Course Outcomes:

- Understand the basics of instructions sets and their impact on processor design.
- Demonstrate an understanding of the design of the functional units of a digital computer system.
- Evaluate cost performance and design trade-offs in designing and constructing a computer processor including memory.
- Design a pipeline for consistent execution of instructions with minimum hazards.
- Recognize and manipulate representations of numbers stored in digital computers

#### UNIT - I

**Digital Computers:** Introduction, Block diagram of Digital Computer, Definition of Computer Organization, Computer Design and Computer Architecture.

Register Transfer Language and Micro operations: Register Transfer language, Register Transfer, Bus and memory transfers, Arithmetic Micro operations, logic micro operations, shift micro operations, Arithmetic logic shift unit.

Basic Computer Organization and Design: Instruction codes, Computer Registers Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input – Output and Interrupt.

### UNIT - II

Microprogrammed Control: Control memory, Address sequencing, micro program example, design of control unit.

**Central Processing Unit:** General Register Organization, Instruction Formats, Addressing modes, Data Transfer and Manipulation, Program Control.

### **UNIT - III**

**Data Representation:** Data types, Complements, Fixed Point Representation, Floating Point Representation.

**Computer Arithmetic:** Addition and subtraction, multiplication Algorithms, Division Algorithms, Floating – point Arithmetic operations. Decimal Arithmetic unit, Decimal Arithmetic operations.

#### **UNIT - IV**

**Input-Output Organization:** Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt Direct memory Access.

**Memory Organization:** Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory, Cache Memory.

#### UNIT - V

Reduced Instruction Set Computer: CISC Characteristics, RISC Characteristics.

**Pipeline and Vector Processing:** Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction Pipeline, RISC Pipeline, Vector Processing, Array Processor.

**Multi Processors:** Characteristics of Multiprocessors, Interconnection Structures, Interprocessor arbitration, Interprocessor communication and synchronization, Cache Coherence.

### **TEXT BOOK:**

1. Computer System Architecture - M. Moris Mano, Third Edition, Pearson/PHI.

### REFERENCE BOOKS:

- Computer Organization Car Hamacher, Zvonks Vranesic, Safea Zaky, V<sup>th</sup> Edition, McGraw Hill.
- 2. Computer Organization and Architecture William Stallings Sixth Edition, Pearson/PHI.
- 3. Structured Computer Organization Andrew S. Tanenbaum, 4th Edition, PHI/Pearson.



## Dégital Computer:

Antroduction:

At is the most commonly used type of Computer and is used to gruces information with quantities using digits, usually using the binary number system.


\* Dégital Computers are programmable machines that use Electronic

technology to generate, store and process data

\*Digital Computers use the binary number system which has a digits

Dand 1. of winawy digit is called a bit.

\* The two terms positive "1" and nonpositive "0", compose the data into a string.



> Micro Computer:> 4 is a small, vielatively inexpensive computer with a micro processor as its
cpv. 4t includes a microprocessor, memory and 5/0 devices.

4 Also known as "precional computer.

4 Anchedes voorkstations, desktops, server, laptop & notebook.

→ Mini computer: 
> Mini computer: 
> Mini computers emerged in the mid-1960s and were first developed by SBM Corporation.

5 This may also be called a mid-range computer.

5 Minicomputer may contain 104 more processors, support multiprocessing &

tasking.

→ Mainframes Computer:
> Mainframes are a type of computer that generally are known for their large rive, amount of Storage, processing power and high level of reliability.

1. Ability to run (or host) multiple operating systems.

1. Mainframes first appeared in early 1940s.

> Super Computer:1> Super Computer consists of tens of thousands of princessors that are able to perform billions & trillions of calculations or computations per second.

> These are primarily designed to be used in enterprises and organizations that require massive computing power.

4 At has more than 98,000 processors that allows it to process at a speed of

16,000 trillion calculations her second.

4) At is a large & very powerful moin frame computer called Supercomputer. 4 Super Computers are applied to the solution of very complex & sophisticated scientific qualities & wed for mational fecurity purposes of some advance nations.

\* d'Computer System is sometimes subdivided into 2 functional entities: Handware

L> Hardware consists of all Electronic Components and electromechanical devices


that comprise the physical entity of the device.

4) Computer Software consists of the instructions and data that the computer manipulates to perform various data processing tasks.

\* A sequence of instructions for the computer is called a program."

\* The data that are manipulated by the program constitute the data base.

Block Diagnam of Digital Computer:



) one will and use t

\* The Central processing unit (CPU) contains an anothermatic and logic unit for data manipulating data, a number of oregisters for storing data and control country for fetching and executing unstructions.

\* The memory of a digital Computer contains storage for instructions and data.

It is called as Random Access memory IRAM) because the CPU can access any location in memory at vandom & can vietrieve the binary information within a fixed interval of time.

\* Angut and Dutput processor (IOP) contains electronic circuits for communicating and controlling the wanter of unformation to the computer and the outside sould.

\* The angust devices are used by the computer to take input from a user.

\* The Output devices are used by the computer to give Output to the user. Eg:-Printer, Moniter, speaker etc;

Definition of Computer Organization, Computer design & Computer Auchitecture:

\* Computer Organization:

Computer Organization vielers to the way the hardware components operate and the way they are connected together to form the computer system.

de the various components one assumed to be in splace and the task is to investigate the organizational structure do verify whether the computer sports operate as intended.

\* Computer Dosign :-

computer design vielers to the hardware design of the computer > Once the computer specifications are formulated it is the task of the designer to develop hardwere for the system.

> The term computer design is concerned with the determination of what

hardware should be used and how parts should be connected.

-> As the word computer hardware can be referred to as computer implementation.

\* Computer drubitecture:


computer Architecture refers to the structure and behavior of the computer as seen by the user. It includes the information, formats, instruction sets and techniques for addressing memory.


The architectural design of a computer system is concerned with the specifications of various functional modules such as processors and memories & &

structuring them dogether into a computer system.

There are two basic types of computer architectures are von Neumann

architecture and Howard architecture





### Von-Neumann duchitecture

> At is ancient computer architecture based on stored program computer concept

- -> Same physical memory address is used for instructions & data.
- -> There is common bus for data & instruc -ther transfer.
  - > Two clock cycles are required to execute Ingle instruction
- > It is cheaper in cost

in a system.

- -> CPU can not access unshutions and read/write at the same time.
- > At is used in personal computers and small computers

### Difference between Computer Organization and computer Architecture :-Computer Organization Computer duchitecture.

- -> Computer Organization is concerned with the way hardware components cure connected together to your a computer system.
- -> computer Architecture is concerned with the structure and behaviour of computer system as seen by the user.
- -> At deals with the components of a connection -> At acts as interface blo hardware & software

- -> In organization is done on the basis of architecture
- -> It deals with Low-level design issues
- -> computer Organization involves uphysical components (circuit design, Adders, signals, Peripherals)

## Harvard duchitecture

- -> At is modern computer auchitecture based on Harward mark & relay based
- -> Seperate physical memory address is used for instructions & data,
- > Seperate trues are used for transferring data & instruction-
- -> In instruction is executed in a single cycle.
- → at is costly than Von Neumann architecture.
- -> CPU can access instructions and read/write at the same line.
- → It is used in microcontrollers & signal hubiessing

- → At tells us how exactly all the units in → At helps us to understand the functionalities

  the system are arranged and interconnected of a system.

  → At expresses the realization of wishiter → A propriammer can view architecture inter-
  - → d friogrammer can view architecture interm of unstructions, addressing modes & registers.
  - -> while designing a computer system architecture is considered first
  - -> Al deals with high-level design usues -> computer Architecture involves logic (Anstruct
  - -ton sets, Addressing modes, Datatypes, Cache optimization).

\* Register transfer danguage:

-> A digital computer system is an interconnection of digital modules such

as viegisters, decoders, avithematic elements and control degic.

> These digital modules are interiorneited with some common data & control paths to your a complete digital system Digital modules one best defined !
by the viegisters they contain & the operations that are performed on the data stored in them.

-> The operations performed on the data stored in vegisters are called

micro-operations.

-> of micro-operations is an elementary operation performed on the information stored in 104 more registers. The result of the operation may replace the precious binary unformation of a viegister or may be transferred to another register Examples of microoperations are shift, count, clear & cload.

> The Anternal hardware organization of a digital system is best defined

by specefying

1) The set of viegisters and the flow of data between them. to the sequence of missoperations performed on the binary information stored in the registers.

4) The control that unitiates the sequence of microoperations. \* Register Transfer language & the symbolic representation of motation

used to specify the sequence of micro-operations. \* In a computer eystem, data transfer takes place between processor siegisters and memory and between invocessor registers & input-output systems. These data transfer can be represented by standard motations given below:

\* Notations RO, RI, R2 ---, yo on represent processor registers

\* Address of memory locations are represented by names such as LOC, & PLACE, MEM etc;

\* Annut-Output viegisters are represented by names such as DATAIN, DATA

out and so en

\* The content of register or memory location is denoted by placing square brackets around the name of the register or memory location

\* Register Turansper:

> The term Register transfer victors to the availability of hardware dogic circuits that can perform a given micro operation and transfer the viesult of operation to the same cor, another viegister.

> The information tuansformed from one register to another register is represented in symbolic form by replacement operator is called Register transfer

[Replacement Operator: -

 $\rightarrow$  In the statement  $R_2 \leftarrow R_1$ , " $\leftarrow$ " acts as a vientacement operator. This statement defines the iterasjer of content of viegister  $R_1$  into viegister  $R_2$ .

> The most of the standard notations used for specifying operations on various registers are stated below.

> The memory address register is designated by "MAR".

Santuation register IR holds the instruction being executed.

> Ry (gruccessor viegister)

The individual flip-flops in an n-bit vegister are numbered in sequence from 0 through n-1 starting from 0 in the rightmost spoilion & increasing the number toward the left.




fig: Block diagram of viegister.

-> The most common way to vepresent a vegister is by a vectorgular boxe with the name of the viegister inside fig cas.

-> The Endividual bits can be distinguished in (b)

-> The numbering of bits in a 16-bit register can be marked on top of the box shown in (c)

→ A 16 bit viegister is partitioned into 2 parts in (d). > Bit O through -1 are assigned the symbol L (for Low byte) & bit 8 through 15 are assigned the symbol H (for high byte). > The name of 16 bit negister is PC. The symbol PC(0-7) or PC(L) refers to low order byte & PC(8-15) OT PC(H) to the high order byte. > Data transfer from one negister to another register is represented in symbolic form by means of vieplacement operator. for Instance the following statement denotes a transfer of data of viegister R, into viegister R2. > Typically most of the users want the transfer to occur only in a Puedetermined control condition. As it can be shown by following if then statement: Af (P=1) then (R2 (R1)) Here P is a control generated in control section. > It is more convenient to specify a control function (P) by seperating the control variables from register transfer operation. For instance, the following statement defines the data transfer operation under a specific control function (P) P:R2 KI > The following inage shows the Block diagram that depicts the transfer of data from R1 to R2. Townsfer from R1 to R2 When P=1: control P load R2 - clock where "n" - indicates the number of bits for the register. The 'n' output of sugister BI are connected to the inputs of register &2 Load input is activated by control vouriable 'P' which is transferred to register R2. transfer occurs hore fig(b) Timing diagram

4 An the timing diagram P is activated in control section by the raising edge of clock spulse at time t

4) The mext +ve transition of clock at time + +1 finds the load ipactive &

data ip's of R2 are then loaded into register in sparallel.

> p may go back to 0 at time t+1; otherwise, transfer will occur at every clack hulse transition while Priemains active.

The basic symbols of vegister transfer notations are disted in Table 10


	Symbol	Description	Examples
di	Letters Capital	Denote a viegister	MAR , R2
	(and numerals		R2(0-7), R2(L)
(2)	Parientheses ()	Denotes a paul of a region	$R_2 \leftarrow R_1$
(3)	durow & -	Denotes transfer of Enformation	$R_2 \leftarrow R_1, R_1 \leftarrow R_2$
	comma,	seperates two microoperations	
CI.	• //	reperates two microoperations termination of control function	P: R <sub>2</sub>
	1	2	

## \* BUS AND MEMORY TRANSFERS:

A digital system composed of many registers, and paths must be provided to triansfer information from one register to another. The no. of were well be excessive if seperate lines are used between each register and all other register in the system. -> A bus structure, on the other hand, is more efficient for transferring enformation between viegiters in a multi-register configuration system. -> A bus consists of a set of common lines, one for each bit of register, through which binary information is transferred one at a time. Control register determine which register is selected by the bus during a particular register transfer. -> One way of constructing a common bus system is with multiplexers. The following block diagram shows a bus system for 4 registers. At is constructed with the help of for 4x1 Multiplexers each having four data 1/p's (0 to 3) & selection apputs (S1 and S2).

> For instance output 1 of register A is connected to input 0 of MUX1

Bus esystem for 4 viegisters:



→ The itwo selection lines S, & So are connected to the selected inputs of all 4 multiplexers.

-> The selection lines choose the four lits of 1 negister & transfer them into the

your common line bus.

> when both of the select dines are at low logic, i.e., S,So=00, the 0 data i/ps of all four multiplexers are selected and applied to the 0/p's that forms the bus. This in turn, causes the bus dines to receive the content of register A whice the output of this register are connected to the data o i/ps of the multiplexers.

> Similarly, when SISo=01, register B is selected, and the bus dines will receive the content quaried by register B.

> The following function table shows the negister that is nelected by the buy

for each of the 4 possible binary values of the selection lines

SI	80	Register Selected
0	0	A
0	1	В
	0	C.
	1	D


→ of thus system can also be constructed using 3 state gates unstead of multiplexes

The three state gates can be considered as a digital circuit that has 3 gates, two of which are segnals equivalent to dogic I and 0 as in a conventional gate.

Now ever, the 3rd gate exhibits a high impedence state. → The most commonly used three state gates in case of the bus system is a buffer gate. The graphical symbol of a three state buffer gate and be represented as



Bus line with 3 state buffer:



-> The op's generated by the 4 buffers are connected to form a single bus line.

-> Only one buffer can be active state at a given point of time.

-> The control i/p's to the buffers determine which of the four normal i/p's will communicate with buy line.

-> A 2x4 decodor ensures that no more than one control ip is active at any given point of time.

\* Memory luansfer:

Most of the standard notations used for specifying operations on memory

transfer are stated below.

> The transfer of information from a memory unit to the enduser is called Read operation.

→ The transfer of new information to be estored in the memory is called inte exercition

write operation

of memory word is designated by letter M.

It is necessary to specify the address of "M" when writing memory transfer operations. This will be done by enclosing the address in equare brackets following the letter M.

The address register is designated by AR and the data register by DR.

Thus a wead operation can be stated as


Read:  $DR \leftarrow M[AR]$ 

The read statement causes a transfer of information into the data register (DR) from the memory word (M) selected by address register (AR).

The write operation can be stated as

## Write: M[AR] RI

The write statement causes transfer of information from register R, into the memory word (M) relected by address register (AR



and principles of the contract of paid off of the track of the

En all the conference of the comment of the property of the board of the comment of the comment of the comment

and the property of the state o

named of a policy administration of the state of the second

Miun operations:-

d micropperation is an elementary operation performed with the data stored in vegisters. In digital computers, microoperations are classified into four categories:

1 Register transfer murepperations transfer trinary information from one

register to another.

@ wat duthematic micropporations perform withematic operation on numeric data istored in registers

3) regic microoperations perform bit manipulation exerations on mon

-numeric data stored in vegisters.

4) Shift microoperations perform shift operations on data stored in viegisters.

\* drithematic niveoperations:

duthematic microperations deals with the operation performed on numeric data stored in the registers. The basic authorities microoperations one classified as follows

5 addition

is shift.

4 Subtraction

5 downwent

13 decrement.

some additional withematic microoperations are

4 Add with covery

by subtract with borrow

4 Transfer/Load, etc.,

The following table shows the symbolic vienvesentation of Arithematic mivro operations

### -symbolic designation

 $R_3 \leftarrow R_1 + R_2$ 

R3 - R1 - R2

 $R_2 \leftarrow \overline{R_2}$ 

### Description

The contents of RI plus R2 -transferred-to The contents of R1 minus R2 transferred to Complement the contents of R2.

$$R_{2} \leftarrow \overline{R_{2}} + 1$$

$$R_{3} \leftarrow R_{1} + \overline{R_{2}} + 1$$

$$R_{1} \leftarrow R_{1} + 1$$

$$R_{1} \leftarrow R_{1} - 1$$

2/s complement the contents of R2
Riplus the 2's complement of R2
Anchement the contents of R1 by one
Decrement the contents of R1 by one.

\* Benavy Adders-


> The add microoperation voquines registers that can hold the data and the digital components that can perform withematic addition.

-> d binary adder is a digital circuit that performs that the arithematic osum of two binary numbers provided with any length-

→ of Binary Adder is constructed using full-adder circuits connected in series, with the output carry from one full-adder connected to Ep carry of next full-adder-

> The block diagram shows the interconnections of your full-adder

circuits to provide a 4-bit binary adder.



The augend bits (A) and addend bits (B) are designated by subscript or denoting the low order numbers from right to left, with subscript or denoting the low order

The cavity T/p's starts from Co to C3 connected in a chain thru the full adders. C4 is resultant output carry generated by last F.A.

> The olp caving from each full-adden is connected to the ip caving of next-high order F.A.

> The sum o/p's (So to S3) generates the viequired arithematic sum of augend & addend bits.

> The modula bits yor the A & B Eps come from different source registers for Enstance, data bits for A E/p comes from source register R1 and data bits for B 1/p comes from source register (Aports) R2. > The arithematic sum of the data ips of A and B can be transferred to there register on to one of the registers (R101 R2)


\* Blowy Adder-Subtractor:-

> The subtraction micro operation can be done easily by taking 2's complement of addend bits and adding it to the augend bits

-> The culthernatic micro operations like addition and subtraction can be combined into one common coreuit by including an exclusive-OR gate with each full adder.

> The block diagram for a 4-bit adder-subtractor circuit can be

represented as



-> When the mode Enput (M) is at a low logic i.e; 'o', the circuit act as an adder & when the mode &p is at high logic, i.e; 1', the circuit act as a subtraction.

> The Exclusive OR gate connected in series succeives i/p M and

→ when Mis at a low logic, we have BAD=B. The full-adders one of i/p B. veceive the value of B, the 1/p cavry is 0 and the circuit performs

A+B when M is at high logic, we have BOI = B and Eo=1

-> The B 1/ps are complemented and a 1 is added through the 1/p caving. The circuit performs the operation A plus the 2's complement ed B.


\* Birnary anciementer:

The unwement mivrooperation adds one binary value to the value

of binary variables stored in a viegister. -> For instance, a 4-bit negister has a binary value 0110, when incremented

by one the value becomes oill

> The increment micro operation is best implemented by a 4-bit combinational circuit incuementer. A 4-bit combinational circuit incuementer can be represented by the following block diagram.



-> of logic-1 is applied to one of the inputs of least significant half - adder, and the other up is connected to the least significant bit of the number to be incremented

-> The output cavy from one half-adder is connected to one of the

Ip's of the next higher-order half adder.


-> The binary incrementar count necesives the four bits from Ao through Az, adds one to it, and generates the invermented output in So through Sz

> The output cavery 4 will be I only after incrementing binary 1111-

A foithwetic Court

## \* duithematic Chiut:

The basic component of an arithematic circuit is parallel adder. By controlling the data Up's to the adder, it is possible to obtain different types of arithematic operations. The diagram of a 4-bit arithematic circuit is shown in



- > The block diagram has 4 full adder circuits that constitute the 4 bit adder and four multiplexes for choosing different operations.
- > There one & & 4-bit s/p's A and B and a 4-bit output D. The your yp's from A go directly to the X E/p's of binary adder.
- The other two data 1/p's are connected to the data 1/p's of the multiplexers. The multiplexers data 1/p's also receive the complement of B. The other two data 1/p's are connected to logic 0 and logic 1. oshere logic 0 is fixed value. & logic 1 sql is generated by inverter whose 1/p is 0.

The 4 hultiplexers over controlled by 2 relection 1/p's Spand S. The 1/p Covery (n goes to the covery 1/p of the FA in least significate position. The other coveries a connected from one stage to the next.

The output of B.A is calculated from the arithematic Sum.

D= A+Y+Cin

By controlling the value of y with selection ilps s, and so & making cin equal to 0 on 1. So it is possible to generate 8 withematic microoperation

	select		Anput	Output	micro operation
S <sub>1</sub> 0 0	S <sub>0</sub> 0 -	Cin O	у В В В	D= A+Y+Cin D= A+B D= A+B+1 D= A+B	Add with carry Subtract with borrow
0	0 -	0	8 0	D = A+B+1 D = A . D = A+1	Subtract Transfer A Increment A
1	1	0	1	D= A-1 D= A	Decrement A Transfer A

Addition:-

> when S<sub>10</sub>S<sub>0</sub>=00 the value B is applied to y Aps of the adder.

> of Cin=0 then output D= A+B

1 then output D=A+B+1

-> In Both cases Add microoperation with on without adding carry are performed. Subtraction :-

> when Siso=01, the complement of B is applied to Y i/p's of the adder.

 $\Rightarrow$  of Cin=1 then o/p D = A+B+1 (A+ 25 comp of B is equivalent to A-B) O then of D = A+B (This equivalent to subtract with borrow i.e; A-B-1

> When S1S0=10, the ilp's from B are neglected instead all 0's one invented into Yilpis. The olp becomes D=A+O+Cin

Cin=0 then D=A I here direct transfer from TopA to Opp D 1 -then D=A+1 ( the value of A is inversented by 1

> When S1S0=11, all 1's are inserted into Y 1/ps of adders to produce the decrement operation D-A-1 when

D=A-1 when Cin=0

This is because a number with all is equal to 2's complement of 1 (i.e., 2's comp of binary 0001 is 1111) Adding a number A to 2's comp of 1 produces

F= A+23 comp of 1= A-1 4) when Cin=1 then D=A-1+1=A, which causes a direct transfer from ipA to olp D.

the experimental manter in injuried the experimental procedure of

the age on A s III to used its deside on hits no our eaching

as all infant, but the purality qui

Solved That I all them the wife of the 14

Caraltest with of the against a carrier of an area

A COURT OF THE ANALYSIS OF AN EMPLOY OF THE PROPERTY OF THE PARTY OF T

.. D=A is generated twice, so there are only 7 distinct microoperation in

Arithematic circuit.

\* Logic microoperations:

Logic microoperations specify binary operations for strings of bits stored in registers. As operations consider each bit of the negister seperately and treat them as binary variables.

Eg: The Exclusive OR microoperation with the contents of two registers

R, and R2 is symbolized by the statement

P: RI+ RI+BR2

At specifies a dogic missoperation to be executed on the individual bits of registers provided that the control variable P=1.

The Exclusive OR microoperation stated above symbolizes the following logic computation

1010  $\rightarrow$  content of R<sub>1</sub> 1100  $\rightarrow$  content of R<sub>2</sub>

0110 -> content of Ry after P=1

The content of R1 after the execution of microoperation, is equal to the bit-by-bit Exelusive OR operation on pairs of bits in R2 & previous values of R1.

The logic microoperations are widely used in scientific computations, but they are very useful for bit manipulation of binary data & for making logical decisions.

Special Symbols.

expected symbols will be adopted for the logic microoperations or, AND and complement, to distinguish them from corresponding symbols used to express boolean functions.

- > The symbol v will be used to denote an or misusoperation.
- -> The symbol 1 well be used to denote an AND microoperation.
- > The complement microoperation is same as 1's complement & uses a bar on top of the symbol that denotes the suggister name.
- > By using different symbols, it will be possible to differentiate b/w a dogic microoperation & acontrol function (Boolean).

- Another viewson for adopting & sets of symbols is to be able to distinguish the symbol+, when used to symbolize an authematic plus, from a dogic OR

> As + symbol has 2 meanings, it will be possible to distinguish blw them by nothing where the symbol occurs when the symbol + occurs in a misocooperation, Et well denote an authematic plus, when it occurs in a control (or boolean) function, It will denote an or operation. We will move weit to symbolize an or micropperation.

-For example, P+9: R1←R2+R3, R4←R5VR6 the + b|w P&9 is an OR operation blu two binary variables of a control function. The + b/w B2 & R3 specifies an add microoperation. The OR microoperation is designated by symbol V b/w R508

List of Legic Microoperations:

There are 16 different legic operations that can be performed with & binary variables. They can be determined from all possible truth tables obtained with two binary variables as shown in Table below.

$\mathbf{x}$	ч	+n	-Fi	<b>F</b> <sub>2</sub>	fa	F4	Fo	F <sub>6</sub>	F7	F8	fq	-Fio	fu	Fi2	F13	F14	<del>115</del>	_
	-	0	0	0	0	0	0	0	0	1	Al.		0		C 1	1	ì	
0	0	0	0	0	0	1	1	1	1	0	0	0	0	/ I	1		1	
	2000				1	()	()	1		Λ	U	196		U	_		1	
1	0	0	1	0	1	0	26	0	1	0		O.		U	W. Th		11 11	
		100										3.						

An this table, each of 16 columns to to f15 vienvesents a T.T of one possible Boolean function for the avariables se and y. The functions are determined from 16 binary combinations that can be assigned to F. The 16 boolean functions of a variable of by are expressed in algebraic form in first column of table 2 and togic microoperations in second column wing ABB


The 16 logic microoperations are derived from these functions by replacing as by the binary content of register A & variable y by the binary content of register B.

Each bit of viegister is treated as a binary variable & the microoperation is performed on the string of bits stored in registers.

	-120	Name
Boolean Junction	Microoperation	clear
$-F_0 = 0$	F←0	-And
#= xh	F←ANB	s and talappe + A
$-f_2 = xy$	F-ANB	Transfer A
F3= 22	F ← A	Transfor A
F4=22/4	F←ANB	este pe pende fi
F5=4	F←B	Transfer B
-F6=α⊕y	F←A⊕B	Exclusive-OR
F==2+y	FLAVB	OR .
F8 = (22+y)	F ← AVB	NOR
		Exclusive-NOR
fg= (2008y)	F←A⊕B	
Fio= 9'	F-Big B	complement B
Fil= 2cty	F←AVB	ng vaudeliev. Rieg
F12= 22	F-A	Complement A
-F13=20+4	I-AVB	t is graded
-A4=(xy)'	F-ANB	MAND
	Feall I's	set to all is
F16=1	A MODE MONTH TO	

Hardware Implementation:

The hardware implementation of dogic microoperations requires that dogic gales be inserted for each bit or pair of bits in the registers to perform the required dogic function.



> Although there are 16 logic microoperations, most computers use only 4-AND, OR, XOR (Exclusive OR), and complement from which all others can be derived. - Figure shows one stage of a circuit that generates the 4 basic legic micros - perations. At consists of 4 gates & a multiplexen. Each of the 4 legic operations is generated through a gate that performs the required logic.

> The olp of the gates are applied to the data ilps of the multiplesser. The two selection ilp s, and so choose one of the data ilps of multiplexes & direct

its value to the o/p.

> The diagram shows one typical stage with subscript 1. You a dogic circuit with a bits, the diagram must be repeated a times for i=0,1,2---n-1.

> The relection variables are applied to all stages. The function table in Fig. lists the legic microoperations obtained for each combination of selection variables.

→ Some applications:-

Slogic microoperations are very useful for manipulating individual bits or a portion of word stored in a viegister.

by They can be used to charge bet values, delete agroup of bits, or insert

new bit values into a register.

> An typical application, register A is processor viegister and viegister B constitute tegic operand extracted from memory & uplaced in reg B.

\* Selective Set:

The selective set operation sets to 1 the bits in weg A where there are corresponding 1's in register B. At doesnot effect bit position that have e's in B.

yor example.  

$$1100 \rightarrow A$$
 before  
 $1110 \rightarrow A$  after

4) The 2 leftmost bits of B are 1's, 40 the corresponding bits of A are sel to 1 5) The bits of A after the operation are obtained from the logic-OR operation of bits in B. and provious values of A.

\* Selective complement:

The selective complement operation complements bits in A whene there are relective clear corresponding is in B. At closuret affect bit positions that have o's in B

for example 1010 > d before  $1100 \rightarrow 8 (logic Operand)$  $0110 \rightarrow A$  after

> The 2 deftmost bits of B are is, so the corresponding bits of A are complemental.

The relective complement operation is just an X-or microoperation.

\* reletive clear:

The selective clear operation clears to 0 the bits in A only where the corresponding is in B.

on example

A before 1010 Bllogic Operand) 1100 0010 A after.

> The leftmost bits of B one 1's, so the corresponding bits of A are cleaned to 0.

> The boolean operation performed on individual bits is AB. The corresponding logic microsperation is A + A AB.

\* Mask Operation:

At is similar to selective clear except that the bits of A one

cleared only where there are corresponding o's in B.

you example,

A before 1010

B (logic Operand) 1100

A (after masking) 1000

The 2 rightmost bits of A are cleared because the corresponding B

bets are o's. The mask operation is an AND microoperation and it is more convenient than relective clean.

\* Ansent:

Ansert operation inverts a new value into agray of bits. This is done by first masking the bits and then Oring them with the vequired value.

for example, suppose that an A viegister contains 8 bits 0110 1010

To vieplace the 4 leftmost bits by value 1001 we first mask the four

contraskes unwanted bits:

d before 0110 1010 0000 1111 B(mask) A after marking 0000 1010

and the insert new value

0000	1010	A before
1001	0000	B (insert)
1001	1010	A after insertion

The mark operation is an AND microsperation & insert operation is an OR micro -operation.

\* Clear Operation:

The clear operation compares the words in A and B and produces an all o's viewelt if the two numbers are equal. This operation is achieved by an exclusive OR mivre-operation as shown by the following example:

when A&B are equal, the & corresponding bits are either both 0 on both. In either case the exclusive or operation produces a 0. The all-0's result is then checked to determine if the two numbers were equal.

## \* SHIFT MICROOPERATIONS:

Shift microoperations are used you serial transfer of data. They are also used in conjunction with withematic, logic and other data processing operations.

The contents of a viegister can be shifted to the left or the vight. At the same time the bits are shifted, the first flip-flop receives its

binary information from the serial input.

-> Deving a shift left operation, the serial ip transfers a bit into the right

-most position. -> During a shift-right operation, the serial i/p transfers about into the left notivery trans


The information transferred through the serial input determines the type


of shift. There are 3 types of shifts: logical, circular and withematic

d logical shift is one that transfers o through serial 1/p. We will adopt the symbols shland shr ofer legical shift left and shift night microoperations. For example RI - SHL RI

R2← Shl R2

one a microoperations ithat specify a 1 bit shift to left of the content of register R I and a 1-bit shift to the right of the content of Register R. The viegister symbol must be same on both sides of the avvious.






The bit transferred to the end position through the secial 1/p is assumed to be 0 during a logical shift.

Circular shift circulates the lits of the register around the ends without loss of any information. In the case of logical shift, one of the end bits in lost.

Circular shift or notate operation is performed by connecting the least significant bit to the least most significant bit position. The symbolic suppresentation is shown in fig



we will use the symbols cit and cir for the circular shift left and vight.

The symbolic notation for the shift microoperations is shown in below table

ymbolic designation

R←Shl R

R←Shv R

R←CIR

R←CIV R

R←CIV R

R←ashl R

Description

whift left negister R

whift night negister R

circular befishift left register R

circular whift right register R

withematic whift left R

withematic whift left R

on drithematic shift is a microoperation that shifts a signed binary number to the left or night. In drithematic shift left multiplies a signed binary number by 2. In drithematic shift night divides the number by 2.

duthematic shift wight must leave the sign bit unchanged because

the sign of the number remains same.

umber remains same.

| Bn-1 | Rn-2 | -> | R1 | Rp >

fig: diethematic shift night

This viequivernent on right shifting distinguish avithematic shifts from logical shifts. Otherwise & shift operations are very similar.

The authematic shift left és same as logic shift left

Rn-1 Rn-2 - R1 Ro - 0

0100->3

jug: druthematic shift deft (ASL)

ASL unserts 0 into Ro & shifts all other bits to the left Anitial bit of Rn-1 is lost & neplaced by the bit from Rn-2 of sign neversal occurs if 8, Rn-1 changes in value after the shift. This happens if multiplication by 2 causes an overflow. Overflow occurs after an ASL if initially, before the shift Rn-1 + Rn-2

an everylow flipflop vs, can be used to detect an ASL everylow

Vs= Rn-1 @Rn-2

If  $V_s=0$  there is no overflow, but if  $V_s=1$  there is an overflow g a sign reversal after the shift.  $V_s$  must be transferred into overflow flipples with the seame clarkpulse that shifts the register.

of possible choice for a shift unit would be a diederectional shift or Hondware Amplementation :-

Information can be transferred to the viegister in parallel and then register with parallel load

In this type of configuration a clock pulse is needed for loading shifted to the right on left.

the data unto the negister and another pulse is needed to initiate


An a processor unit with many negisters it is more efficient to the shift

implement the shift operations with a combinational circuit.

> In this way the content of a negister that has its be shifted in first placed onto a common bu whose of is connected to combinational shifter, & the shifted number is then loaded back into the register At vieguires only I clock julse for loading the shifted value unto

of combinational circuit shifter can be constructed with multiplexers the viegister. as shown in fig. below. The 4-bit shifter has 4-data ilp's, Azito Az and

4 data o/p's, Ho to H3



-Functiona Table

select		Output					
S	Ho	$H_1$	H_	H3			
0	IR	A <sub>0</sub>	At	A2			
to I	A	A2	A <sub>3</sub>	, ± <sub>L</sub>			

Rig: 4-bit combinational const shifter

There are two serial i/ps, one for shift left (IL) and other for shift sight (IR). when the selection i/p s=0, the i/p data are shifted wight. when s=1, the i/p data are shifted left.

I shifter with m data i/p's & o/p's vequires on multiplexers. The two sevial i/p's can be controlled by another multiplexer to juvovide the 3 hossible types of shifts.

### \* ARITHMETIC LOGIC SHIFT UNIT:

Anstead of having individual registers performing the microoperations directly, computer rystems employ a number of storage registers connected to a common operational unit called an arithematic logic unit (ALU).

> To perform a microoperation, the contents of specified registers are placed

in the tips of the common ALU.

> The ALL performs an operation & the weselt is transferred to destination

register.

The ALU is a combinational cht so that the entire viegister transfer eperation from the source viegisters through the ALU & into the destination viegister can be performed during one clock pulse period.


> The shift microoperations are often performed in a seperate unit,

but sometimes the shift unit is made past of the ALU.

-> The authematic, legic and shift arounds into one ALU with common selection variables.

> One stage of an Arthematic logic shift unit shown in below dig.

The subscript i designates a typical stage.



-> Annut A: and B: are applied	I to both the authomat	ic & dogue units.								
→ A particular microoperation is relected with 1/p's S, and So. of 4x1 multiple xer at										
the do change bles as quithon	the do change his as quithomatic output Es and a degic of in H;									
- The data in the multiplex	on our delected with	103 33 41/4 32								
→ The other 2 data Vps to	the multiplexer viece	eve Ai-1 for the shift-								
night operation and Ait, for	the whilt left operation	0.								
at a suit must be be	souted on times there w	1 The Det HED we company								
of a grief of	MATTE STEELS, TILLUST									
cavity (1. of acques aring cavity (1. of next stage in	requence. The colp car	vry to 1st stage is the								
31- constant and the property of	a yelection varibable for	the authematic operation								
> The circuit nuovides es	ant cuithematic operation	on, your legic operations,								
> The cacuit quastions	ACCRED	•								
and two shift operations	d well to you wallow to c	s c and cen								
> Each operation is relecte	Li with 5 revitables 3213	mation odu.								
-> The lip cavey can is used	to the top and and and	lated well ac -on								
> The first 8 are wither	ratic granulars outstance se	etelled with \$352-00.								
→ The next 4 are degic	ant during Mass are th	$S_3S_2 = 01$								
> The ip cavy has no effe	ele away angle operator	ons & marked as don't								
care x's.  The last 2 are shift of	perations and nie uplo	oted with a c - 10 and 11								
> The other 3 yelection	ilps have no effect on shi	11+-								
Operation Select	GACCREDITION OF STREET									
	Operation	Function								
3 7										
0 0 0 0	LEAL S	Transfer A								
00001	F=A+1	ancrement A								
00010	F=A+B+1	Addition								
00100	F= A+B	Add with carry								
00101	F = A + B + 1	subtract with borrow								
00110,	F=A-1	subtraction								
00111	∓= A	Decrement								
0 1 0 0 X	F=ANB	Transfer								
0 1 0 1 X		AND								
그리고 살았다면 그리고 생각을 다 있다면 하는	F=AVB	OR XOR								
	F=ABB									
	F=A	complement A								
10 X X X	F=Sh&A	shift right A into F								

# Basic Computer Organization & design

- > The organization of the computer is defined by its internal registers Timing & control estructures and the set of instructions it uses.
- > The internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its vegisters.
- > The general purpose computer is capable of executing various microoperations scan be instructed as to what specific sequence of operations it must perform. The user of a computer can control the process

-> of ynagram is a set of instructions that specify the operations ground & the sequence by which processing has to occur. The dataprocessing task may be attered by speatfying a new program with different instructions on

specifying the same instructions with different data.

> A computer instruction is a binary code that specifies a sequence of microoperations for the computer. Anstruction code together with data are stored in memory. The computer weads each instruction from memory and

The control then interprets the binary code of instruction & proceed to execute it by issuing a sequence of microoperations. The ability to store and execute instructions, the stored groupman concept is the most important jusperty of general jumpose computer.

Anstruction Codes:

In instruction code is a group of lits that instruct the computer to perform a specific operation. At is usually divided into parts, each having its own interpretation

The most basic pout of an instruction code is its operation pourt. The eperation ade of an instruction is a group of bits that defines such operations as old, subtract, multiply, shift & complement.

> The mo. of bits required for the operation code of an instruction depends on the total no of operations available in the computerThe operation part of an instruction code specifies the operation to be performed. In instruction code must be there to specify not only the operation but also the registers & memory words.

Stored Rugguam Ouganization:


The simplest way to organize a computer is to have one process register and an instruction code format with two points: Operation &

-> The first part specifies the operation to be performed and second

specifies an address.

-> The memory address tells the control whom to find an open and in

-> This operand is wead from memory and used as the data to be memory. operated on together with the data istored in the iprocessor viegister



. fig: stored priogram organization

> Figure depicts this type of organization. Instructions are estoned in one section of memory and data in another. For a memory unit with 4096 words. we need 12 bits to specify an address since 212 4096. 41 we store each instruc -tion code in one 16-bit memory word, we have available your bits you the operation code to specify one out of 16 possible operations and 12 bits to specify the address of an operand.

> The control reads a 16-bit instruction from the program portion of memory. At uses the 18-bit address part of the instruction to read a 16-bit eperand from the data portion of memory. It then executes the operation specified by operation code, computers have a usingle processor suggister called decumulator (AC)

Andirect Address:

At is sometimes convenient to use the address bit of an instruction code not as an address but the actual operand. When the second exact of an

instruction is said to have an immediate operand.

when the second part specifies the address of an operand that unstruction is said to have a direct address this is in contrast ito a third possibility called "Indirect address", where the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is formed.

> One bit of the instruction code can be used to distinguish between

a direct & indirect address (MOD bit)

consider the instruction format as

1	5	14 12	MRIT	0	(B) Le la	format.
	I	operation	operand ciddress	biga	): Anstruction	There

at consists of 3 bit operation code, a 12-bit address and a mode bit designated by I.

# af mod bitis 0 pm -> direct address

→ Andirect address. all mod bit is 1

d'direct address instruction is shown in fig.




fig: Direct address.

-> Is it is placed in address 22 in momory. The I bit is 0, 40 the instruction is vecognized as a direct address instruction. The speade specifies an ADD instruction & address part is the simary equivalent of 457. The control finds the operand in memory at address 457 and adds it to

the content of AC. Memory ADD 300 1350 300 operand 1350 AC Jig: Indirect Address.

> The instruction in address 35 shown in fig has a mode bit I=1. Therefore it is viecognized as indirect address instruction. The address part is the binary equivalent of 300. The control goes to address 300 to find the address of the operand.

-> The address of the operand in this case is 1350. The operand found in address 1350 is then added to the content of Ac.

-> The indirect Address instruction needs 2 references to memory to getch an operand. The first sufference is needed to seed the address of the operand, the second is for the operand itself.

Effective address:

The address of the operand in computation type instruction or the target address in a branch type instruction

The effective address in instruction of 4 Eg(b) is 457 & the instruction of yigh is 1350.

· Tribble faster

\* Computer Registers:

Computer instructions are normally stored in consecutive memory

locations and are executed sequentially one at a time

> The control reads an instruction from a specific address in memory and executes it. It then continues by weading the mext instruction in sequence & executes it & 4000.

> This type of instruction sequencing needs a counter to calculate the address of the next instruction after execution of the current

instruction is completed

> At is also necessary to provide a register in the control unit for -storing the instruction code after it is read from memory.

> The computer needs processor register for manipulates data and a viegister for holding a memory address. These viegivements dicatate the

viegister configuration shown in below fig




fig: Basic computer viegisters and memory

Register Symbol  DR  AR  AC  TR  PC  TR  INPR	No of bits 16 12 16 16 16	Register Name Data Register Address register Accumulator Anstruction register Ruegram Counter Temporory register Anput register	Function Holds memory operand Holds address for memory Processor registers Holds instruction code Holds address of instruction Holds atemporary data Holds Apput character
OUTR	8	Output register	Holds Output character

> The register are disted in the table together with a brief description of their function and the number of bits that they contain.

> The memory unit has a capacity of 4096 words and each word contains 16 bits. 12 bits of an instruction word over needed to specify > This cleaves 3 bits for the operation part of the instruction and a bit to specify a direct or indirect address.

> The data register (DR) holds the operand read from memory.
> The Accumulator (AC) register is a general purpose processing

negister

1) The instruction read from memory is placed in instruction register

1> The temporary negiter (TR) is used for holding temporary data

The memory address viegister (AR) has 12 bits since this is the during the processing.

width of the memory address.

The program counter (pc) also has 12 bits and it holds the address of the next instruction to be read from memory after the current instruction is executed. The PC goes ithrough a counting is equence and causes the computer to nead sequential instructions freevously stored in memory instruction words are read and executed in sequence unless a branch instruction is encountered.

> A branch instruction calls for a transfer ito a nonconsecutive

instruction in the program. The address spart of a branch instruction is transferred to PC to become the address of next instruction. To used an instruction, to become wire authorition, as the address for memory & a memory the content of PC is taken as the address for memory & a memory the content of PC is invienmented by one, so it holds the wead eyele is initiated. PC is invienmented by one, so it holds the address of the next instruction in sequence.

> Two registers are used for input and output. The input negister LINPR) necesues en 8 bit chavaiter from an input device. The output register courr) holds an 8-bit character for an output


dévice.

\* Common bus system:

The basic computer has 8 vegisters, a memory unit and a control unit. Paths must be provided to transfer information from one register to another

and between memory and registers. The number of wives will be excessive if connections are made b/w the ops of each register & the 1/p's of other registers. so a more efficient scheme is a common bus system which is employed in 4-bit common bus system

using multiplexes & three-state buffers The connection of registers & memory of the basic computer to a common



> The specific of that is selected for the bus lines at any given time is

determined from the binary value of the selection variable 5, 5, and 50.

The number along each of shows the decimal equivalent of the required

binary relection. For example, the number along the output of DR is 3. The 16-bit o/p's of DR are placed on the bus lines when S2S1S0=011.

Since the binary value of decimal 3.

> The lines of from the common bus are connected to the ip's of each register and the data op's of memory. The particular register whose LD (load) of is > The memory receives the contents of the bus when its write i/p is activated. The memory places its 16-bit outputs onto the drus when the #p read i/p is activated and S25,50=111.

> Town negisters DR, AC, IR and TR, have 16 bits each. Two negisters AR and PC, have 12 bits each since they hold a memory address, when the contents of AR or PC are applied to the 16 bit common bus, buthe most significant bits

are yet to 0's. > when AR on PC veceive information from the bus, only 12 least significant bit are transferred into register. The input register INPR and the Output register outr have 8 bits each and communicate with the &8 LSB's in the bus. > INPR is connected to provide information to the bus whereas OUTR ear

will only vecelve information from the bus. This is because INPR vecelves a character from an E/p device which is then than ferred to Ac. OUTR necession character from Ac and delivers it to an oppdevice. There is no transfer from outr to any other registers.

-> The 16 lines of common bus receive information from 6 registers & memory unit. The bus lines are connected to ips of 6 registers & memory five register

have 3 control ip's: LD (load), INR linuxement) and CLR (clean).

-> The universent operation is achieved by enabling count ip of counter 2 registers have only a LD cinput.

> The ip data & op data of the memory we connected to the common bus

but memory address is connected to AR.

> The 16 ilps of AC come from an adder & logic circuit. This circuit has 3 usets of ilps. One set of 16-bit ilps come from olps of AC. They are used to implement register microoperations such as complement AC and shift AC.

→ Another set of 16-bit sinputs come from an the DR. The i/ps from DR to AC ave used for disthematic & logic microoperations, such as add DR to AC on AND DR to AC. The vesselt of addition is transferred to AC and end covery out of the addition is transferred to flip flop E.

→ A third set of 8-bit i/p's come from input register INPR.

For example: - Consider two micro operations

## DR + AC and AC + DR

The two microoperations can be executed at the same time. This can be done by placing the content of AC on the bus, enabling the LD i/p of DR, transferring the content of DR through adder & logic circuit into AC and enabling the LD (load) i/p of AC, all during some clock cycle.


> The 2 transfers occur upon the arrival of the clock pulse transition

at the end of the clock cycle.

\* Computer Anstructions:

The basic computer has three instruction code formats shown in

The Operation code (Opcode) part of the instruction contains three bits and the meaning of the remaining 13 bits depends on the operation code encountered.



. Jig: Basic Computer instruction formats

and bne experience instruction uses 12 bit to specify an address and one tit to specify an address and one lit to specify the addressing mode I.

→ I us equal to 0 for direct address

I=1 for indirect address.

> The vegister reference instructions are recognized by the operation code 111 voith a 0 ûn deftmost bet (bit 15) of the instruction. I vegister reference instruction specifies an operation on or a dest of the Ac negister. An operand from memory is not needed; therefore, the other 12 bits are used to specify the operation or test to be executed

-> In shout-output instruction does not need a vegerence to memory and is vie cognized by the operation code III with a I in the leftmost bit of the instruction. The memaining 12 bits are used to specify the type of input Dutput

operation or test performed

> The type of instruction is vecognized by the computer control from the 4 diets un positions 12 through 15 of the instruction. Af the 3 grade lits in positions 12 through 14 are not equal to 111, the 18st in year instruction is a memory-veference type and the bit in position 15 is taken as the addiesing mode I

> At 3 bit appede is equal to 111, control then inspects the bit in position

4 bit=0 then register reference type bit=1 then Annut-Output type?

Only 3 bits of instruction are used for the opende. It seems that the computer às restricted to maximum of eight distint operations.

> However, since register-reference and input-output instructions use the remaining 12 bits as part of operation code, the total no of instruction can exceed eight

-> An fact, the total number of instructions chosen for the basic computer

is equal to 25.

> The instructions for the computer are listed in Table. The symbol designation is a three-letter word and represents an abbreviation intended for programmers & users. The hexadecimal code is equal to the equivalent hexadecimal number of the binary code used for the instruction

By using the hexadecimal equivalent we reduce the 16 bits of an instruction code to 4 digits with each hexadecimal digit being equivalent

to 46ts.
Memory reference anstructions-

symbol	Hexadecimal Code		Description	
Sgivisor	I=0	エ=1		
AND ADD LDA STA BUN BSA ISZ	0 × × × 1 × × × 2 × × × 3 × × × 4 × × × 5 × × × 6 × × ×	8 x x x 9 x x x x x x x x x x x x x x x	AND memory word to AC Add memory word to AC Load memory word to AC Store content of Ac in memory Branch conconditionally Branch & save return address Anvernent and skip if zero	

Register reference instructions:

Symbol	Hexadecimal Code	Description
CLA	7800	clear AC
CLE	7400	clear E
CMA	7200 CCRED	complement AC
CME	7100	complement E
ÇIR	7080	circulate right AC and E
CIL	7040	circulate left AC and E
INC	7020	Increment AC
SPA	7010	skip next instruction if Ac positive
SNA	7008	skip next instruction if Ac negative
SZA	7004	skip next instruction if Ac zero
SZE	7002	skip next Enstruction if EisO
HLT	7001	Halt computer

Input-Output instruction:

Symbol Hexadecimal code		Description		
INP	£800	Argust character to AC		
OUT	F400	Output character from AC		
SKI	F200 / F200	skip on input flag		
SKO	F100	skip on output flag		
ION	£080	Anterrupt on		
10F	F040	anterrupt Off		

A memory reference instruction has an address part of 12 bits. The address part is denoted by three x's and stand for the three hexadecimal digits corresponding to the 12-bit Address.

The last bit of instruction is designated by I

when I=0, the last 4 bits of an instruction have a hexaderimal

digit equivalent from 0 to 6 since the last bit is 0.

when I=1, the hexadecimal digit equivalent of the dast your bits of the instruction manges from 8 to E since the dast bit is 1.

\* Anstruction Set Completenes:

→ demputer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

> The set of instructions are said to be complete if the complete computer includes a sufficient number of instructions in each of the

bellowing categories

1) drithematic, logical and shift instructions.

Descriptions for moving information to and from memory and process

3 Ruggiam Control instruction together with instructions that check

status conditions.

4 Angust and Output instructions.

-> drithematic, logical and shift instructions provide computational capabilities for processing the type of data that the user may wish to employ.

The welk of the binary information in a digital computer is stored in memory, but all computations are done in processor registers. So, the user must have the capability of moving information between these two units.

Priogram control instructions usuch as branch instructions are used to

change the sequence in which the program is executed.

annut and Dutput instructions are needed for communication between the computer & usen.

\* Timing and Control:

The timing for all vegisters in the basic computer is controlled by a master clock generator.

The clock pulses are applied to all flipflops and vegisters in the system, including the flipplops and vegisters in the control unit.

The clock unuses do not change the state of a vegister unless the vegister

is enabled by a control signal.

The control signals are generated in the control unit and provide control Ips for the multiplexers in the common bus, control inputs in processor siegisters and microoperations for the accumulator. There are two major types of control organization:

1 Hardwired control


(2) Microprogrammed control.

An hardwired organization, the control Logic is implemented with gates, flipflops, decoders and other digital circuits It has advantage that it can be optimized to queduce a jest mode of operation.

In microprogrammed organization, the control information is stored in a control memory. The control memory is chargeammed to initiate the

nequired sequence of microoperations.

A hardwired control as the name implies, requires changes in the wiring among the various components if the design has to be modified or changed. An the microprogrammed control, any mequired changes or modifications can be done by updating the microprogram in control memory.



-> The block diagram of the control unit is shown in fig. At consist of two decoders, a sequence courter and a number of control dogic gates. In unstruction read from memory is placed in the instruction register (IR)

> The operation code in bits 12 through 14 are decoded with a 3x8 decoder The eight outputs of the decoder one designated by symbols Dothrough D7. The subscripted decimal number is equivalent to the binary value of the corresponding operation code. Bit 15 of the instruction is transferenced to a flipplop designated by the symbol I.

-> Bits O through 11 are applied to the control logic gates. The 4-bit -sequence counter can count in binary from 0 through 15. The Octput of counter ave decoded into 16 timing signals To through 715.


The sequence counter sc can be invienmented or cleaved synchro

most of the time, the counter is incremented to provide the sequence of timing signals out of the 4x16 decoder. Once in awhile, the counter is cleared to 0, causing the next active timing signal to be TO.

For example, consider the case where so is incremented to provide timing signals TO, TI, T2, T3, T4 in sequence of time T4, so is cleaved to 0, if decoder output D3 is active. This is symbolically expressed as

D3T4:SC←0

The timing diagram of figure shows the time velationship of the control signals.



gras off to mid- our ad.

water it that he of a trade of wall or all the

-> The sequence counter so mesponds to the positive transition of the clock- snitially, the CLR input of SC is active. The first positive transition clock clears sc to 0, which in twen activates the timing signal To out of the decodor. To is active during one clock cycle.

-> The of the clock transition labeled to in the diagram will tragger only those vegisters whose control E/ps are connected to timing signal

-> SC is unwemented with every positive clock unless its CLR input is active. This pruduces the sequence of diming signals To, TI, T2, T3, T4 and so en, as shown in diagram.

-> At sc is not cleared, the timing signals will continue with T5, T6 upto T15

> The last 3 waveforms show how SC is cleared when D3T4=1.0/pD3 from the operation decoder becomes active at the end of timing signal T2.

> when T4 becomes active, the ofp of the AND gate that implements the control opena' function 03T4 becomes active, the output of the AKD gate

- -> The signal is applied to the CLR i/p of SC. On the mext tre clock transition, the counter is cleaved to 0. This causes the timing signal To to become active instead of T5-that would have been active if SC were unviemented instead of clear.
- > A memory read or write cycle will be initiated with the riving edge of a timing sql. At is assumed that memory cycle time is less than clock cycle time. duording to this assumption, memory redd and write cycle initiated by a timing signal will be completed by the time the next clock goes through its positive transition.

> The clock transition will then be used to doed the memory word into a viegister. An many computers, the timing vielationship is not valid because the memory cycle time is usually longer than processor clock cycle.

so in this case, it is necessary to provide went yeles in the processor

until the memory word is available.

> To fully comprehand the operation of the computer, it is vincial that one understands the timing vielationship b/w the clock transition and timing signals.

For example, the negister transfer statement

To: AR < PC (specifies a transfer of the content of PC unto HAR of Homing signal to is active)

To is active diving an entire clock cycle interval Diving this time the content of PC. is uplaced onto the bus (with \$25,50=010) and thead (LD) cinput of AR is enabled. The actual transfer does not occur until the end of the clock cycle when the clock goes through a tre transition.

The same the clock transition inviements the sequence counter sc from 0000 to 0001. The mext clack cycle has Tractive and To inactive

\* Anstruction Cycle:

of program resocing in the memory unit of the computer consists of a sequence of instructions. The program is executed in the computer by going through a cycle for each instruction.

Each instruction aprele in twen is subdivided into a sequence of subcycles or phases. In the wasic computer each instruction cycle consusts

of following phases:

D-Fetch an instruction from memory.

2) Decode the instruction

3) Read the effective address from memory address.

4 Execute the instruction.

upon the execution of step 4, the control goes back to step 1 to Jetch, devode and execute the next instruction. This process continues indefinitely unless a HALT instruction is encountered

Fetch and decode:-@ Initially, the program counter PC is doaded with the address of the

first instruction in the program.

(2) The sequence counter so is cleared to 0 providing a decoded timing signal To. After each clock pulse, SC is incremented by one, so that the timing signals go ithrough a sequence To, T1, T2 and so on.

The microsperations for the fetch and decode sphases can be specified by the following viegister transfer statements

To : AR - PC

 $T_1: IR \leftarrow M(AR)$ ,  $PC \leftarrow PC+1$ 


T2: Do --- D7 Lecode IR (12-14), AR IR (0-11), IX IR (15)

(4) Since only AR is connected to the address inputs of momeny, it is necessary to transfer the address from PC to AR during the clock

transition associated with timing signal To. The instruction wead from memory is other placed in the instruction vegister IR with the clock

transition associated with timing signal Ti.

6) At the same time, PC is incremented by I to puepere it for the address of the next instruction in the program. At time T2, the operation who were in IR is decoded, the indirect bit is transferred to flip flep



If SC is invermented after each clock hulse its produce the sequence To, I and Tz. fig shows how the first 2 register transfer statements are implemented in hus septem.

To provide the data path for the transfer of pc to AR we must apply

timing signal To to achieve the following connection:

Place the content of pc onto the bus by making bus selection ip's  $S_2S_1S_0 = 010$ .

2 Transfer the content of the bus to AR by enabling the LD i/p of AR.

The next clock transition unitiates the transfer from PC to AR sence To=1. An order all implement the second statement

## $T = IR \leftarrow M[AR], PC \leftarrow PC + I$

D'Enable the read ip of memory.

2 Place the content of memory onto the bu by making \$5,50=111

3 Transfer the content of the bus to IR by enabling LD i/p of IR

Anviement PC by enabling INR Vp of PC.

The mext clock transition initiates the read & increment operation, since  $T_1=1$ .

-> Determine the type of instruction:

the timing signal that is active after the decoding is Tz. During the interval Tz, the control unit determines the type of instruction that was just wead from memory.

The flowehout represents an initial configuration for the instruction cycle and shows how the control determines the instruction type after decoding.

Deceder Output D=1, if the operation is equal to binary 111. of D=1,

the instruction must be an arput or Output con viegister reference.

Af D=0, the operation code must be one of the 7 values 000 through 110 specify memory reference anstruction.

The control then inspects the value of first bit of the instruction which is now available in flip-flop-I. of Dz=0 & I=1 we have a memory reference with an indirect address.

At is other necessary to read the effective address from memory. Anchirect address can be symbolized by

AR  $\leftarrow$  M[AR]. When a memory inference instruction with I=0 is encountered, it is not necessary to do anything. Since effective address is in AR. Then at time interval to the instruction is executed.

DATA: DATTA: AR M(AR)

D'IT3: Nothing

Dy I'Tz: Register reference

Da IT3: Annut - Output




fig:- flowehout for an instruction cycle

-> Register reference Anstructions:

The instructions are vecognized by the control when  $D_2=1$  and I=0. These instructions use bits 0 through 11 of the instruction code to specify one of 12 instructions.

These con 12 bits are available in IR (0 to 11). They were also

transferred to AR during T2

The control functions and micro operations for the register reference instructions are disted. The control function is distinguished by one of the bits in IR(0+011) By assigning the symbol "B" to bit'1' of IR, all control functions can be simply denoted by  $\sigma B_i$ 

DaIT3 = 8 (common to all register reference instructions).

IR (i) = Bi (bit in IR 10-11) that specifies the operation).

THUM	Samule OF Technols	
	y: SC←0	clear SC
CLA	δΒII: AC←O	clear AC
CLE	8B10; E←0	clearE
CMA	8Bq: AC←AC	complement AC
CME	δg: E←Ē	complement E
CIR	VB <sub>q</sub> : Ac← shvAC Acli5 ← E E←Ac(0)	ofreulan night
CIL	Bg: AC←ShlAC ACLO)←E	cêrcular deft
INC	E \( AC(15)	Ancrement AC
INC SPA	σB <sub>5</sub> : AC* ↔ AC+1 σB <sub>4</sub> : Af(AC(15)=0)	skip if Positive
	then (PC-PC+1)	
AMS	By A/(AC(15)=1) then (Pc←PC+1)	ship if negative
SZA	B2: af (AC=0) then (PC←PC	cti) skip if Ac zero
SZE	rB1: AflE=0)then (PC←P	cti) skip if E zero
HLT	880: 5 ← 0 (sis a start.	

\* MEMORY-REFERENCE INSTRUCTION:-

An order to specify the microoperations needed for the execution of each unstruction, it is necessary that the function that they are intended its perform be defined querisely.

Memory reference instructions can be defined quecisely by means

of viegister itvansfer notation.

Symbol	operation decoder	Symbolic description
AND	Do	AC←ACAM(AR) AC←AC+M(AR), E← Cout
ADD	DI	AC AC (1)[, 11(2)
LDA	D <sub>2</sub>	AC ← M(AR)
STA	D3:	M[AR] ← AC
BUN	D4	PC←AR
BSA	D <sub>5</sub>	M(AR) CPC, PC AR+1
152	De	M(AR) + M(AR)+1
	TO 18 THE STORES	Alm(AR)+1=0 then Pc←Pc+

> Table lists the seven memory-reference instructions. The decoded output Di for i=0,1,2,3,4,5 and 6 from operation decoder that belongs to each unstruction in table.

> The effective address of the instruction is in address register AR and wer place there during timing signal I when I=0 on during terning signal to when I=1. The execution of memory-victorence instru -ctions starts with timing signal 74.

> The actual execution of unstruction in the bus system well sugaine sequence of microoperations. This is because data stored in memory cannot be processed directly.

-> The data must be used from memory to a neglister where they can be operated on with logic circuits

( AND to AC:-

This is the instruction that performs the AND logic operation on pairs of lits in AC & the memory word specified by the effective address. The vicuologicality of the operation is transferred to AC. The microoperation that executes the instructions are

DOTA: DR-M(AR)

POTS: AC-ACADR, SC+O

@ ADD to AC :-

This instruction adds the contents of the memory word specified by the effective address to the value of AC. The sum transferred to AC & the output binary carry Cour is transferred to E (Extended Accumulator) Hipflep. The microoperations needed to execute this instruction are

DIT4 : DR - M[AR]

DITS: AC - AC+DR, E - Cout, SC - O.

The same timing signals T4 & T5 are used but with operation decoder D, instead of Do'

3 LDA: load to AC:

This instruction transfers the memory word specified by the effective address to Ac. The microoperations needed to execute this instructions are

 $D_2T_4$ : DR  $\leftarrow$  M[AR]

D\_T4: AC← DR, SC←O

@ STA: Stone AC:-

This instruction stores the contents of AC unto memory word. specified by the effective address. Since the olp of AC is applied to the bus the data i/p of memory is connected to the bus, we can execute this instruction with one microoperation

D3T4: M[AR] \$AC, SC←O

6 BUN: Branch Unconditionally:

This instruction transfers the grupguam to the instruction Specified by the effective address. The BUN instruction allows the programmer to specify address.

an instruction out of sequence of the chrogram branches (jumps) uncondi -tionally.

The instruction is executed with one microoperation

DyT4: PC← AR, SC← O

The effective address from AR is transferred through the common Justo PC. Resulting SC to 0 transfers controls to To.

(6) BSA: Branch & Save Return Address:

This instruction is useful for branching to a portion of the purguan called subvoitine con procedure when executed, the BSA instruction esteres the address of the most instruction in sequence (PC) into a memory location specified by the effective address. The effective address + one in transferred to PC to serve as the address of the 1st instruction in the subvoiting. This operation is specified by the following instruction

M[AR] - PC , PC - AR+1

20	O BSA 135	20	O BSA 135
	Next Anstruction	21	Next Anstruction
PC=21			1 vest mont
AR=135	to at halan	135	21
136	Subroutine	PC=136	subroutine
	1 BUN 135		1 BUN 135
<i>ia</i> .	Memory, PC and AR	(b)	memory and Pc
(3)	at time T <sub>4</sub>		after Execution

M(135) ←21, PC ← 135+1=136.

It is not possible to perform the operation of BSA instruction in one clock yele when we use the bus system. To use the memory & hus properly. the BSA instruction must be executed with a sequence of two micropheralism

DoT4: M(AR) CPC, AR CAR+1

 $D_5T_5: PC \leftarrow AR, SC \leftarrow 0$ 

at a series of the fire and all and the series of the series

Timing signal T4 initiates a memory write operation, places the contents of PC into bus & enables the INR P/P of AR. The memory write operation is completed & AR is invermented by the time the next clock transition occurs. The dres is used at T5 to transfer the contents of AR to PC.

4 15Z: Increment & skip if zero:

This unstruction increments the word specified by the effective address, and if the invienmented value is equal to 0, pc is invienmented by The programmer usually sloves a negative number in the memory word. As the value as zero.

It the time, PC is incremented by one in order to ship the

Since it is not possible to inverent a word inside the memory, next instruction in the gruggiam. it is necessary to read the word into DR, increment DR and stone the word back into memory. This is done by the following sequence of microoperations

DOTA: DR - M[AR]

P6T5: DR CDR+1

De To: M[AR] ← DR if (DR=0) then (PC←PC+1), SC←0

\* Control Flowchart:

-> & flowchart showing all microoperations for the execution of seven monory reference instructions is shown in fig.

> The control functions are indicated on top of each box.

> The microoperations that are performed during time \$4,7500 To depend on the operation code value. This is indicated in the flowcharit by size different paths, one of which the control takes after the instruction is decoded.

> The sequence occurren SC is cleaned to 0 with the last timing signal

-> This causes a transfer of control to timing signal To to start the next

instruction yele.

> The computer can be designed with a 3-bit sequence counter. The reasen for using a 4-bit counter for SC is to provide additional timing signals for other instructions that are presented in the problems section.




fig: flowchart for memory-reference instructions.

The state of the s

A STATE OF THE STA

May allow the for the

Land and the territory of the part of the many of the many of the part of the

and the state of t

in marine securities to the sound of the land of the l

THE PARTY OF THE P

\* Angut-Output and Anterrupt:

d'computer can serve no useful purpose unless it communicales with the external environment. To demonstrate the most basic requirements for input and output communication, we can use a Keybanya and pruinter. Antiquetion Instruction & data stoned in memory unit must come from some input device. Computational viesult (output) must be ilvansmitted to the user Through some output device.

\* Annut - Output Configuration:

> The terminal sends and vicceives serial information. Each quantity ef information has 8 bits of an alphanumenic code.

> The serial information from the Keyboard is shifted into the rinput

negister INPR

> The serial information for the quarter is stored in the output

suggeter OUTR.

> The & viegisters communicate with a communication interface socially and with the Ac in parallel. The input-output configuration is shown in jig. The transmitter inferface receives sertal information from Keyboard and triansmits it to INPR

> The veceiver interface vecefues information from outr and sends

it to the quinter serially.

> The inpute register INPR consists of 8 bits & holds an alphanumeric input information. The 1-bit input glag For is a control flip-glop The glag bit is set to I when new information is available in the input device & is cleared to 0 when information is accepted by the communication computer communication [FG10] aregister & liptops computer ster & lipfors Anput - Output Configuration computer. quinter & OUTR Anterface AC Transmitter Keyboord INPR Antenface

fig:- Anput-Output configuration

-> The computer checks the flag bit, if it is 1, the information from INPR is transferred in parallel to Ac and FGI is cleaved to zero. Once the glag is cleaved, new information can be shifted into INPR by striking

> The output negister out works similarly but the direction of inform

-ation is viewerse.

-> Anitially, the output glag is set to 1. The computer checks the glag bit. of it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleaned to zero.

> The output accepts the coded information, prints the corresponding

character and when the operation is completed it sets FGO to 1.

> The computer does not load a new character into OUTR when FG10 is zero, because the output device is in the movers of fruiting the character.

\* Anput - Output Anstruction ?-

-> Annut-Output instructions are needed for thansferring information to and from Ac register. for checking the flag bits and for controlling the interrupt facility

> Input-Output irribuntions have an operation code 1111 and are recognized by the control when D=1 and I=1. The remaining bits of the

instruction specify the specifical operation. It

The control functions and microsponations for the input-output unstructions are disted in Table

Table: Anput-Output Anstructions

·Itas	e (bit in IR(6-11) that specif	clear SC
INP	PB1: AC(0-7) ← INPR, FG1←	anput character
OUT	DBIN: OUTR - AC(0-7), FGO	-0 Output character
SKI	PBq: If (FG1=1) then (PC←P	c+1) skip on input flag
SKO	PB8: AKFGO=D-then (PC+PC+	1) Skip on output flag
ION	PBq: IEN ← I	Interrupt enable on
10F	PB6: IEN ←O	Interrupt enable off

These instructions are executed with the clock transition associated with timing signal T3. Each control function encodes a troolean relation DIT30 which is designated by symbol P. The control function is distinguished by one of the bits in IR (6-11).

> By assigning the symbol Bi to bit I of IR, all control functions can be denoted by pB; you i=6 though 11. The sequence counter sc is cleared to

0 when p=BIT3=1

> The INP instruction transfers the input information from INPR into the eight low-order bits of AC and also clears the input flag to 0.

The out instruction transfers the eight least significant bits of AC into the output register outp and clears the output glag to 0.

> the ski and sko check the status of the flag and causes a skip of

the instruction if the ylag is I

> The last a instruction set and clear an interrupt enable flipflop IEN.

\* Priogram Interrupt:

The process of communication is just referred to a programmed control transfer. The computer Keeps checking the glag bit, and when it finds it set, it initiates an information transfer.

-> The difference of information flow-rate blu the computer and the next of input-output device makes this type of interrupt facility.

In alternative to the programmed control procedure is to let the external device inform the computer when it is reachy for transfer

> In the mean time, the computer can be busy with other tasks. This type

of transfer was interrupt facility.

However when a glag is set, the computer is momentarily interrupted from proceeding with the current program & it is informed of the fast that a glag has been set.

> The interrupt enable flippiop IEN can be yet and cleaved with

2 instructions.

interrupt the computer.

(ii) when IEN is set to I (with ION instruction), the computer can be

interrupted.

-> These instructions provide the programmer with the capability of making a decision as to whether or not to use interrupt facility

-> The way the interrupt is handled by the computer can be explained

dy means of the flowchart given.

> # IEN is 1, the control checks the glag bits. If both glag bits are zero, it indicates that neither the input more the output registers are vicady to transfer information.

> In this case, control continues with next instruction cycle. If either of

the glag is set to I while IEN=1, the flipplop is set to 1.

> It the end of the execute phase, control checks the value of R and if it is equal to 1, it goes to an interrupt cycle instead of instruction.




fig: flowchout for interrupt cycle.

The interrupt cycle is a hardware implementation of a branch and

same veturn address operation.

The vieturn address available in PC is stored in a specific location where it can be found later when the program retwens to the instruction of which it was interrupted.

An example shows that what happens during the interrupt yele.

	Memory		Memory	, 0
0		0	2.56	
1	0 BUN 1120	PC=1	O BUN 1120	
255 PC=256	Main Psugram	255 256	main Priogram	t gelden ker
1120	<b>I</b> 0	STILLE OF TE		de la
	program	1120	I/O	visit and shall
	I BUN O	Fr. of	huoguam	
40	) Rolpie de la	plantaing	I BUN O	And some
(u	) Before Anterrup	ot .		

big: Demonstration of interrupt cycle

Suppose that an interrupt occurs and R is set to I while the control is executing the instruction at address 255. At this time, the veturn address 256 is in PC.

in memory starting from address 1120 and a BUN 1120 instruction at address 1.

When control reads timing signal to & find R=1, it proceeds with interrupt yele. The content of RC(256) is stored in memory location "o", pc is jet to 1 & R is cleared to 0.

At the beginning of next unstruction yele, the instruction that is

read from memory is in address 1. Since this content is in PC.

The branch instruction at address I causes the program to transfer to the Up-olp service invogram at address 1120 & the next instruction is indirect memory.

So, we move to the location of then we get address 256 that is

the main program.

\* Anterrupt lycle:

The interrupt cycle is initiated after the last execute phase of the interrupt flipplop R is equal to 1. This flipplop is set to 1 if IEN=1 and either For 1 on For one equal to 1

> This can happen with any clock itransition except when timing signals To, T, ex T2 are active. The condition for setting flipples R to I can be

expressed as To'T'T2'(IEN) (FGI+FGO): R-1

> The symbol + b/w +GI and +GO in control function designates logic OR

operation. This is ANDed with IEN and To TITZ

-> To modify the yetch and decode phases of instruction cycle. Anstead of using only timing signals To, T, , T2 we will AND the 3 timing signals with R' so that the fetch and decode phases will be recognized from the 3 control functions RTO, RT, and RT2

-> The neason for this is after the instruction is executed & sc is cleared to 0, the control will go to yetch phase only if R=0. Otherwise if R=1, the

control will go through interrupt cycle.

> The interrupt cycle stores vieture address into memory clocation 0, branches to memory docation! & clears IEN, R & scto o. This is done by the sequence of microoperations

RTO: AR CO, TR CPC

RT: M(AR) TR, PC CO

RT2: PC C+1, IEN CO, RCO, SCCO

> During first timing signal AR is cleared too & content of PC is transferred to TR. With second timing signal, return address is stored in memory at location o and PC is cleared to 0. In 3rd tirming signal, PC is incremented, clears IEN and R & control goes back to To by clearing SC to D

> The beginning of next instruction cycle has the condition R'To and

the content of PC=1

> The control then goes through an instruction cycle that fetches & executes the BUN instruction in location 1.

## MICROPROGRAMMED CONTROL

Antroduction:

The major functional sperits in a digital computer one central

processing unit (CPU), memory and Input-Output.

The main digital hardware functional units of CPU are control

unit, ALU and memory unit.

The function of the control writ in a digital computer is to unitiate sequences of microoperations. Two methods of implementing control unit are

4 Handwived control

4 Microprogrammed control.

4 Handwined control:

when the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired.

4 Microprogrammed control: a central unit whose binary control variables one stored in memory is called a microprogrammed control.

> Dynamic militopuoguamming:

d more advanced development known as dignamic microprogramming permits a mirroproprian to be boded initially from an auxiliary memory such as a magnetic duk control unit that use dynamic microphogramming employ a writable control memory. This type of memory can be used for writing.

-> Control Memory.

control memory is the storage in the microprogrammed control unit to store the microprogram.

4 writable control memory: control storage whose contents can be modified, allow the change in microprogram con and instruction set can be changed or modified is referred as writable control memory.

The control variables at any given time can be represented by a control word string of is and o's called a control word. - control word:

An computer central processing units, microoperation calso known as micro-ops or props) are detailed low level instructions used in some designs to implement complex machine instructions. > Microproration:

Winary equivalent by means of an assembler. > Microinstruction:

4 Each line of the assembly language microprogram defines a

symbolic minioinstruction.

4 Each symbolic microinstruction is divided into force fields: label, microsperations, CD, BR and AD.

-> Mious puogram:

4 sequence of missentimitions constitutes a misseprenam are not needed once the control unit is in operation, the control memory can be a Read only Memory (ROM).

4 ROM are words are made permanent during the hardware

production of the unit.

is the use of microprogram involves placing all control variables in words of ROM for use by the control unit through successive read operation.

4 The content of the word in ROM at a given address specifies

a micro instruction


> Mioro code:-

Mirrorinstructions can be soved by employing subvoiting that

use common sections of microscode.

for example, the requence of mirropherations needed to generate the effective address of the operand for an instruction is common to all subventione memory reference instructions.

\* Organization of mure programmed control Unit: The general configuration of microprogrammed control unit is demonstrated in block diagram in of following ifig.



> The control memory is assumed to be a ROM, within which all

control information is permanently stored.

> The control wand memory address register specifies the address of the microenstruction and the control data register holds the microinstruction read from memory.

> The mimoinstruction contains a control word that specifies one or more microprevations for the data processor. Once these operations

are executed, the control must determine mext address.

> The Jocation of the next microinstruction may be the one mext in sequence, or it may be docated isomewhere else in the control memory.

-> While the microoperations are being executed, the next address is computed in the next address generator circuit and then transferre into the control address suggister to sead the next microinstruction.

> Thus a microinstruction contains bits for oritialising con initiating misusperations in the data processor part and bits that determine the address requerer for the control memory.

-> The next address generator is sometimes called a micropurguam sequencer as it determines the address sequence that is ried from control memory.

> The main functions of a microprogram sequencer are as follows.

4 At can load the address from the control memory to the

4 de con transfer an external address or load an initial address

to begin the start operation.

> The control data viegister holds the present mirroinstruction while the next address is computed and viead from memory. The data negister is sometimes called a pipeline register. > It allows the execution of the microoperations specified by the control word simultaneously with the generation of next

meroinstruction

> Thes configuration veguines a 2 phase clock, with one clock applied to the address vegister and other to the data vegister.

> The main advantage of the micro programmed control is the fact that once the hardware configuration is established; there should be no need for further hardware or writing changes.

> 4 voe want to establish a different control requence for the system, all we need to do is specify a different set of mécroenstructions for control memory.

the first the part of the same of the same

The state of the second of the state of the

\* Address Sequencing:-

> Microinstructions one stored in control memory in groups, with each group specifies a moutine. The hardware that controls the address sequencing of the control memory and must be able of sequencing the microinstruction with a violetime and be able to branch from one routine to another.

-> An unitial address is doaded into the control address negister (CAR) when power is twented on. This unitial address is the address of the first microinstruction that activates the yetch moutine. After the end of fetch noutine, the instruction is in the instruction register of the

computer .

> The control memory must go through the vouline that determines the EA of the operand. After compitting the effective address the address of the operand is available in the memory address viegister.

-> The next step is to generate the mivroperations that execute the instruction yetched from memory. The murooperation steps to be generated in processor registers depend upon the operation code part of instruction

> Each instruction has its own microprogram violitine stored in a

given docation of the control memory.

- The transpouration from the instruction code bits to an address in the control memory where the moutine is located is called as Mapping.

- often the execution of the instruction control must veture to the

Jotch voutine.

> Address Sequencing Capabilities:


1 Anviernenting of the control address negatives.

@ Unionditional branch or conditional branch, depending on status bit conditions -

3 Mapping process with of the instruction address for control memory).

@ A facility for subsoutine return.

The below figure shows a block diagram of a control word memory and the associated hardware needed for selecting the next microinstruction address.



hig: Selection of address for control memory.

The microinstruction in control memory contains a set of lits to initiate mousoperations in computer vegisters and other bits to specify the method by which the next address is obtained.

Mécroprograms that employ subroutines well require an external negister for storing the vietnin address. Return address current be stored

in ROM.

In the figure, 4 different paths from which the control address register

CCAR) vicilities the address.

> The invernenter invernents the content of the control viegister address register by one, to select the next microinstruction in

> Breanching is achieved by specifying the breanch address in one sequence.

of the fields of the microenstruction.

is conditional branching is obtained by using part of the ans microinstruction to select a specific status bit in order to determine its condition.

> In external address is transferred into control road memory via

a mapping dogie cereuit.

4) The vieturn address for a subvoitine is stored in a spectal register that value is used when the microprogram wish to return from the subvoitine.

\* Conditional Branching :-

> Conditional branching is obtained by using part of the micro -instruction to relect a specific status bit in order to determine its condition.

-> The status conditions are special bits in the system that provide remainter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction and Hoytatus conditions,

> The status bits, together with the field in the microcontroller that especifies a branch address, control the branch logic.

-> The branch logic tests the condition, if met then branches, othowise increments the CAR.

> of there are 8 status bit conditions, then 3 bits in the microinstruction are used to specify the condition and prioride the selection variables for the multiplexer.

> For unconditional branching, fix the value of one status bit to be one load the branch address from control memory into the CAR.

\* Mapping of Anstruction: a branch to the first word in control memory where a microprogram

routine is located

> The status bits for this type of branch are the bits in the grade.
> Issume an openede of 4 bits and a control memory of 128 docations. The mapping process converts the 4-bit opende to a 7-bit address for


control memory shown in below figure.

computer instruction			1011	bk	duess
	mapping bits	0	xxxx	00	
	Microinstruction address [	0	1011	00	


fig: Mapping from instruction code to missionstruction address.

> Mapping consists of placing a 0 in the most significant bit of the address, transferring the your operation code bits, and clearing the a deast significant bits of the control address suggister.

> With the help of this process, a mino-program will be provided to each computer instruction. The microprogram contains the apacity of your microoperations of less than 4 microinstructions are used by the volutine, the location of unused memory can be used for other volutines. Af more than 4 microinstructions are used by the violitine, it will use the addresses 1000000 through 11111111.



These concept can be extended to a more general mapping rule with the help of PLD or ROM!



The above image shows the mapping of address of mivioinstruction from the OP-code of an instruction. In the execution program, this microinstruction is the starting microinstruction.

\* Subsoutines:

> Subvoilines are programs that are used by other moutines to accomplish a particular task and can be called from any point within the main body of the microprogram.

> truequently main microprograms contains identical section of

code.

-> Microinstructions can be saved by employing subvoitines that

use common sections of microcode.

-> Microprograms that use subvoitines must have a provision for storing the viction address during a subvoitine call and viestoring the address during the subvoitine veturn.

→ d subvoiture vegister is used as the source & destination

for the addresses.

\* Micro Program Example:

Once the configuration of a computer and its microprogrammed control unit is established, the designers task is to generate the microcode for the central memory.

This code generation is called microprogramming and is a process

similar to conventional machine language husgramming.

\* Computer Configuration:

-> At consults of two memory units: a

A main memory for storing instructions and data.

4 of control memory for storing the movepurguan.


> Four viegisters are associated with the processor unit and two with the control unit "

The processor registers are PC, AR, DR and AC.

> The control unit has control address negister (CAR) and subroutine register SBR.

The iteansfer of information among vegisters in the processor is through Multiplexers rather than a bus.

>DR can receive information from Ac, PC or memory. AR can receive information only from AR. information from PC or DR. PC can receive information only from AR. information from PC or DR. PC can receive information only from AR. The withematic, logic and shift unit freeforms microperations with data from Ac. Note that memory receives from Ac and DR and places the result in Ac. Note that memory receives its address from AR. Input data resulten to memory come from DR, and data read from Annual data resulten to memory come from DR, and data read from memory can go only from AR.



big: Computer Hardware Configuration


Microinstruction format:

The computer instruction format has three fields:

In a 1-bit field for indirect addressing symbolized by I.

Is of 4-bit operation code (op-code)

Is of 11-bit address field.



Symbol	Opide CRE	Description
ADD	0000	AC - AC+M(EA)
BRANCH	0001	Africaco) then (PC-EA)
STORE	0100	M(EA) -AC
EXCHANGE	0011	AC-M(EA), M(EA)-AC

EA ûs Effective address

## (b) Four Computer Instructions

- The Add ADD instruction adds the content of the operand found in the effective address to the content of AC.
- The BRANCH instruction causes a branch to the effective address if the operand in AC is negative. The program oproceeds with the mext consecutive instruction if AC is not negative. The AC is negative if its sign bit is a 1.
- The STORE instruction transfers the content of AC into the memory would specified by the effective address.
- The EXCHANGE instruction swaps the data between AC & the memory word specified by the effective address

> The mivioinstruction format for the control memory is shown in the below figure.

3 3 3 2 2 7 F1 F2 F3 CD BR AD

> The microinstruction format is composed of 20 lits with four parts to it.

4 Truce fields +1, +2, and +3 specify microoperations for the computer

4 The CD field releits status bit conditions (2 bits)

4) The BR field specifies the type of branch to be used (26its)

4) The AD yield contains a Juanch address (7 bits)

> Each of the 3 mirroperation fields can specify one of -1 possibilities

-> No more than three mirroprerations can be chosen for a mirrointention

> 41 yewer than three one needed, the code 000=NOP.

> The three lits in each field are encoded to specify 4 distinct mirrooperations listed in below table.

FI.	mecuaparation	Symbol
000	None	NOP
001	AC ACTOR	ADD
010	AC-CO	CLRAC
011	ACK-ACT	INCAC
100	ACK-DR	DRTAC
101	AR <- DR(0-10)	DRTAR
110	AR-PC	PCTAR
111	M(AR)←DR	WRITE

<del>1</del> 2	mivropperation	Symbol
000	None	NOP
001	AC←AC-DR	SUB
010	ACK-ACVDR	OR
011	AC-ACADR	AND
100	DR -M(AR)	READ
101	DR - AC	ACTOR
100	DR CDR+1	INCDR
111	DR (0-10)←PC	PCTDR

<del>F</del> 3	Micropperation	Symbol
000	None	NOP
001	AC ← AC ⊕ DR	XOR
010	AC - AC	COM
011	AC+ShlAC	SHL
100 .	AC+ShrAC	SHR
101	PC← PC+1	INCPC
110	PC ← AR	ARTPC
<u> 111                                 </u>	Reserved	

> tive letters to specify a transfer-type microoperation.

4 First à designate the source register

4) Third is 'T'

4) Last two designate the destination register

AC + DR F1=100 = DRTAC

> The Condition field (co) is two bits to specify 4 status bit conditions shown below.

CD	Condition	Symbol	comments
00	dways=1	GACCRE	unconditional branch
01	DR (15)	I	Andirect address bit
10	AC (15)	R S S	sign bit of AC
11	ACTO	Z ·	zeno value un AC.

> The branch field (BR) consists of two bits and is used with the address field to choose the address of the next microinstruction.

BR	Symbol	Function
00	TMP -	> CAR < AD if condition=1  CAR < CAR + 1 & condition=0
01	CALL -	CAR + CAR+1 & condition=0
10	RET -	> CAR < AD, SBR < CAR+1 if condition=1  CAR < CAR+1 if condition=0
11	MAP -	> CAR + SBK ( Metwer gram subvoiting)
		$\Rightarrow$ car(2-5) $\leftarrow$ DR(11-14), car(0,1,6) $\leftarrow$ 0

Symbolic microinstruction :

> Each line of an assembly language microprogram defones a symbolic microinstruction and is divided into 5 parts:

1) The label field may be empty or it may specify a symbolic

address. Torminate of with a colon (:).

The microproations field consists of 1-3 symbols, separated by commas; Only one symbol from each field. If NOP, then translated to 9 zeros.

3) The condition field specifies one of the four conditions.

- 4) The branch field has one of the your branch symbols
- 5) The address field has three formats. (a) d symbolic address - must also be a dabel.

(b) The symbol NEXT its designate the next address in sequence.

- (C) Empty if the branch field is RET on MAP and is converted to 7 zeros.
- -> The symbol ORG defines the first address of a microprogram moutine
- > ORG 64 places first microinstruction at control memory 10 00000

### Fetch Routine:-

- > The control memory has 128 words and as each word contains 20 bits To missiprogram the control memory, it is necessary to determine the bit values of each of the 128 words.
- > The first 64 words one to be occupied by noutlines for the 16 instructions. The dast 64 words may be used for any other purpose
- -> I convenient starting location for the yelch routine is address
- The microinstructions needed for the fetch routine are AR <- K

 $DR \leftarrow M(AR)$ ,  $PC \leftarrow PC+1$ 

AR (0-10), CAR (2-5) (11-14), CAR (0,1,6) (0

The address of the instruction is transferred from PC to AR and the instruction is then read from memory into DR. Since no instruction is available, the instruction code remains DR.

The address part is transferred to AR and then control is transferred to one of the 16 routines by mapping the operation code sport of the instruction from DR unto CAR.

> The getch violitine needs three intercointimations which are

placed in the control memory at address 64,65 & 66.

PETCH: PCTAR U JMP NEXT
READ, INCPC U JMP NEXT

DRTAR U JMP

The translation of the symbolic microprogram to binary freduces the following microprogram. The bit values are obtained from table of binary code of microinstruction fields.

FIO	<b>F</b> 2	F3	CD	DR	AD
110	000	000	000	00	1000000
000	100	101	00	00	1000000
101	000	800	00	11	0000000
	110	110 000	101 000 000	000 000 000 011	00 00 000 000 000

the three mirroristruitions that constitute the yetch rotitine have been listen in three different representations.

> The viegister transfer vience relation shows the internal viegister transfer operations that each miviointruction implements

in an oursembly larguage format.

The bilinary representation is the actual internal content that must be stored in control memory.

The is customary to write microprograms in symbolic form & then use an assembler program to obtain a translation to benous.

Symbolic Morroprogram:

The execution of the third mivioinstruction (MAP) in the fetch violine we will in a branch to address DXXXXX 00, where XXXX are the 4 bits of the operation code.

An each realize we must quevide mirroinstructions for evaluated the effective address and you exceeding the instruction. The individed the address made is associated with all memory-velorence instructions.

→ 3aving the number of control memory words may be achieved if the moveristruitions for the indirect address are stored as a subvertine

This subvoitine symbolised by INDRCT is docated wight after the fetch woutine is shown in table. The table also shows the symbolic microprogram for the fetch woutine and the microins truition violitines that executes your computer unstructions

> To use how the transfer & vieture from the indirect subvisible occurs, assume that the MAP microinstruction at the end of the fetch routine caused a branch to address 0, where the ADD violitine is stored.

The INDRCT esubroutine has 2 microinstructions

INDRCT: READ U JMP NEXT

Symbolic mivroprogram

Label	microoperations	CD CD	BR	AD
ADD:	ORGIO NOP READ	± ,0 ,4	CALL JMP	INDRCT NEXT FETCH
1016 4	ADD	Ü	1 3141	1111
	ORGI 4	S	JMP	OVER
BRANCH:	NOP	υ	JMP	FETCH
	NOP	I	CALL	INDRCT
OVER:	NOP	Ü	JMP	FETCH
	ARTPC	ACCRED	*	1 - A
STORE:	ORGI 8	I	CALL	INDRCT
SIUNE:	NOP	U	JMP	NEXT
	ACTOR WRITE	U	MP	FETCH
	ORGI 12	10		
EXCHANGE:	NOP	I	CALL	INDRCT
	READ	VIRUTS	JMP	NEXT
	ACTOR, DRTAC	U	JMP	NEXT
1-3	WRITE	AGGNEDITE	PME	FETCH
FETCH;	ORGI 64 PCTAR	Ruis	JMP	NEXT
	READ, INCPC	υ	JMP	NEXT
	DRTAR	U ,	MAP	*
INDRCT:	READ	U	9 ME	NEXT
IN puci.	DRTAR	U	RET	

> The Execution of the ADD instruction is covered out by the microinstruction at address 1 and 2. The first instruction reads an operand from memory anto DR. The second microinstruction performs an add microoperation with the contest of DR&AC & then jumps

back to beginning of yetch violatine. > The BRANCH instruction should cause abranch to the effective address if ACKO. AKO if its sign is -ve which is detected from status but 5 being 1. The branch in table starts by checking the value of 5. If S=0 no branch occurs & noset microinstruction causes a jump back to the yetch woutine without altering the content of PC. Af S=1, the first Imp microinstruction transfers control to

location over,

> The milevoinstruction at this address docation calls the INDRCT rebroitine et I=1. The effective address is then transferred from AR AR to PC & program jumps back to yetch violitine.

-> The STORE moutine again uses the INDRCT -subroutine of I=1 The content of AC is transferred to DR. At memory write operation is initiated to stone the content of DR ima location specified by the EA in AR.

> The EXCHANGE noutine neads operand from EA & places it in DR. The contents of DR & AC are interchanged in 3rd microoperation. This is possible when negistered are of edge briggered type. The original content of Ac that is now stored back in memory.

# Benary mirroprogram:

-> The symbolic morroprogram is a convenient your you writing microprograms in a way that people can read and understand. But this is not the way that the mileroprogram is stored in mounty,

> The symbolic microprogram must be translated to bimary either by means of an assembler priogram or by the user if the microprogram is simple enough as in this example

The equivalent binary form of the microprogram is disted in Table.

Table: Birnary Misusprogram for control memory

Місчо	A	ddress			Blown	y Mia	oinst	ruet on
Routine	Decil	mal Binary	- 4	F2	F3	CD	BR	AD
ADD	0	0000000	000	000	000	01	01	11000011
	1 - 1 - 1	0000001	000	100	0.00	00	00	0000010
3	2	0100000	001	000	000	00	00	1000000
The solution	3	0000011	000	000	000	00	00	1000000.
BRANCH	4	0000100	000	000	000	10	00	0000010
	5	0000101	000	000	000	00	00	1000000
11.00 p	6/	0000110	000	000	000	01	01	1000011
and Inc.	7	0000111	000	000	110	00	00	1000000
STORE	8	0001000	000	000	000	01	01	1000011
	9	0001001	000	101	000	00	00	0001010
	10	0001010	111	000	000	00	00	1000000
	11	1101000	000	000	000	00	00	1000000
EXCHANGE	12	0001100	000	000	000	01	01	1000011
Excilinator	13	0001101	001	000	000	00	00	0001110
	14	0001110	100	101	000	00	00	0001111
	15	0001111	Sur.	000	000	00	00	1000000
FETCH	64	1000000	110	000	000	00	00	1000001
1 6 150	65	1000001	000	100	101	00	00	1000010
	86	1000010	101	000	000	00	- 11	0000000
INDRCT	67	1000011	000	100	000	. 00	00	1000100
	68	1000 100	101	000	000	00	-10	0000000

<sup>&</sup>gt; The binary microprogram disted in table above specifies the rend content of the control memory. When a ROM is used for the control memory, the microprogram binary dist quovides the truth table for fabricating the unit.

> Fabrication is a hardware process & consists of creating a mask for the ROM so as to produce o's & i's for each word.

> The bits of ROM one fixed once the internal links are fixed

during the Hardware production.

> 1 a writable control memory is employed, the ROM is replaced by a RAM. The advantage of employing a RAM for the control memory is that the microprogram can be altered by writing new pattern of ds bis without viewting the houdware procedures

-> & writable control memory posses the flexibility of choosing the instruction set of a computer dynamically by changing the microprogram

under parocess control.

-> However most microprogrammed systems use a ROM for the control memory because it is cheaper & faster than a RAM & also to quevent the occasional user from changing the architecture of system.

Defferences between Hardwered Control & Muroprogrammed Control Unit

Handwired Control (1) Hardwired control unit generates the control signals needed for the processor wing logic circuits

1 Handwired Control unit is faster when compared to microprogramo control unit as the veguered control signals generated with the help of hardwares.

3 Difficult to modify as the central signals that need to be generated are hardwired

More costlier as everything has to be wealized in terms of logic gates

Mireprogrammed control

1 Mirroprogrammed control unit generates the control signals with the help of milviorinstructions stored in control memory.

1 This is slower than the other as microinstructions are used for generating -signals here.

3 Easy to modify as the modification meed to be done only at the instruction level.

4 Loss costlier than hardwired control as only mirroinstructions are used for generating control signals.

@ Only limited mo of instructions one used due to hardware implementation.

Dused in computer that makes use of vieduced Anstruction set computers (RISC)

3 At can handle complexe instructions

② control signals for many instructions can be generated.

(4) Used in computer that makes use of complex instruction set computers (CISC).

MRITS.

### \* DESIGN OF CONTROL UNIT:-

The microinstruction format usually divided into fields, each field freventions in the system, special bits to initiate microperations in the system, special bits to special bits to specially the way the next address to be evaluated and an address field for branching.

The method of grouping mitually exclusive variables into fields and energing the Robers in each fields to grouped 2 microoperations is used to reduce the mood control bits that initiate microoperations. Each field requires a decoder to graduce the corresponding control signals.

-instruction bits with the following drawbacks:

-> At nequires additional hardware external to the control memory.

> Ancreases the delay time of the control signals because they must of the propagate through the deciding circuits.

> The encoding of control bits was demonstrated in the magnaming example of the meeting section.

> The 9 bits of the microoperation field are divided into 3 subfields

The control memory output of each subfield must be decoded to provide the distinct microoperations.

> The outputs of the decodors are connected to the appropriate inputs in the processor unit.

The following figure shows the three 3x8 decoders. Each decoder is used to decode onefield of the microinstruction, presently available in the output of control memory to quaride eight outputs.

> Each of the output must be connected to prepar corcuit to initiate corresponding missisperations.




fig: Devoding of microoperation fields

> Foy 'example

4 when FI=101 (bloomy 5), the next pulse transition transfers the content of DR (0-10) to AR.

> Similarly when F1=110(binary 6) there is a transfer from PC toAR

(symbolized by PCTAR)..

4 st shown in figure, outputs 5 and 6 of decodor + are connected to the doad if of AR so that when either one of these outputs is active. information from the multiplexery is transferred to AR.

5 The multiplexers select the information from DR when output 5

is active and from PC when output 5 is inactive.

2

> The transfer into AR occurs with the clock transition only

when output 5 or output 6 of the decoder is active

> For the duithmatic logic shift wint, the control signals over instead of coming from the logical gates. Now these inputs will now come from the outputs of AND, ADD and DRTAC wespectively. The other o/p of decoders that are associated with Ac operation must also be connected to duithematic logic shift unit.

-> The basic components of microprogrammed control unit are \* Microprogram Sequencer:

> The control unit

> The circuits that select the next address.

> The address relection part is called a microprogram sequencer. > of microprogram requencer can be constructed with digital functions

> The jumpose of microprogram sequencer is to present an address to the control memory so that a microinstruction may be wead and

> The next-address dogic of the sequencer delermines the specific address source to be loaded into the control-address register (CAR).

The choice of the address source is quided by the next-address information bits that the sequencer viewers from the present

microinstruction.

> The internal structure of a typical microprogram sequences show a particular unit that is suitable for use in the microprogram computer example.

> The block diagram of the microprogram sequences is shown

in the figure.

> The control memory is included in the diagram to show the interaction between the sequences and memory attached to it.

There are two multiplexers in the circuit.

> The first multiplexer selects an address from one of your sources and noutes it into control address register CAR.

4 The second multiplexer tests the value of a selected status bit and




fig: Microprogram Sequencer for a control memory

> The output from CAR provides the address for control memory.

-> The content of CAR is invermented and applied to one of the multiplexer inputs and to the subvoitine vegister SBR.

The other three inputs to multipleaser come from

13 The address field of the present microinstruction

4 From the out of SBR

4 From an external source that maps the instruction

> The co (condition) field of the militainstruction selects one of the

status bits in the second multiplexer. > 1 the bit releited is equal to1, the Traviable is equal to1; otherwise

> The T value together with two bits from the BR (branch) field goes

> The input dogic in a particular sequencer will determine the to an input dogic circuit.

type of operations that are available in the unit. > The input dogic circuit in othe figure has three inputs To, I and

-> Variables So and S1 relect one of the source addresses for CAR. T and ithree outputs 50, S, and L.

Variable Lenables the load E/p & in SBR.

> The bimary values of the relection variables determine the wath in the multiplexer.

> For example, with 5,50=10 multiplexer input number 2 is relected &

establishes transfer wath from SBR to CAR.

The truth table from the input logic circuit is shown in Table below.

BR	An	put	Bo	MU		Load SBR
BR yield	工	Io	T	AOS	So	L
0 0	0	0	0	0	0	0
0 0	0	0	1	0	16	0
0 1	0	١	0	0	0	0
0 1	0	1	1	0	1	1
1 0	1	0	X	1	O	0
f 1	1 1	ŧ	X	t	1	0

Annuts I and I are identical to the bit values in the BR yield. The lite values for S, and So are determined from the stated function and the path in the multiplexen that establishes the vequired transfer

The subvoitine negister is loaded with the invemented value of CAR dwing a call microinstruction (BR=01) quovided that the status bit condition is satisfied (T=1).

The truth table can be used to obtain the simplified boolean functions for the input logic circuit:

$$S_1 = I_1$$
  
 $S_0 = I_1 I_0 + I_1' T$   
 $L = I_1' T I_0'$ 

MRITS

# UNIT-2 (b)

#### PROCESSING UNIT CENTRAL

Antroduction:

> The part of the computer that performs the bulk of data-processing eperations is called central processing unit and is ineferred to as CPU. > The CPU is made up of three major parts as shown in fig.




fig: Major Components of CPU

i) The vegister set stores initermediate data used during the execution of instructions.

(li) The cuithematic dogic unit (ALU) performs the required microoperations

for executing the untuitions

(iii) The control unit supervises the transfer of information among the registers and instructs the ALV as to which operation to herform.

> The CPU yperforms a variety of functions dictated by the type of

instructions that are incorporated in the computer.

-> computer duchitecture is defined as the structure and behaviour as seen by user As this includes the instruction formats, addressing modes, the instruction yet and the general organization of the CPU registers.

\* Gieneral Register Organization:

-> Memory locations are needed for storing pointers, counters, vieturen addresses, itemporary vesults and spartial sproducts during multiplication.

> Having to vefer to memory docations for such applications is dime consuming because memory access is the most time consuming, operation un a computer.


> At is more convenient & more efficient to store these intermediate

values in processor registers.

> when a large no. of viegisters are included in the CPU. It is most efficient to connect them through a common bus system. The viegisters communicate with each other not only for direct data transfers, but also while performing various microoperations.

> Hence it is necessary to invovide a common unit that can perform all the arithematic, dogic and shift microoperations in the processor.

> A lus organization for seven CPU registers shown in fig.



(a) Block diagram

3	3	3	5	1.1
SELA	SELB	SELD	OPR	
Lydi	(b) Cant	tiol Won	diri ti ir	1

fig: Register set with common ALU

The output of each negister is connected to a multiplexers (MUX) to your the two buses A and B.

The relection lines in each multiplexer relect one register or the

input data for the particular bus.

> The A and B buses form the inputs to a common authematic logic unit

> The operation selected in ALU determines the authematic by dogic

microoperation i.e, to be performed.

> The viesult of mivipoperation is available for of data salso goes into ip's of all viegisters.

> The suggister successes the information from the op bus is selected

by a decoder.

The decoder activates one of the viegister load up's, thus providing a transfer path blw the data in the op bus and the Up's of the selected destination viegister.

> The control unit that operates the CPU bus system directs the information flow through the viegisters & ALV by selecting various components

Walls or but

in the system.

> For example, to her form R1 ← R2+R3.

The control must perform binary selection variables to the following selector inputs

(i) MUXA selector (SELA): to place the content of R2 into bus A.

(ii) MUXB selector (SELB): to place the content of R3 into bus B.

(iii) ALU operation selector (OPR): to provide the authematic addition

(iv) Deceder destination Selector (SELD): to transfer the content of the output bus into R1.

> The 4 control selection variables are generated in control unit & must be available at the beginning of aclockcycle. The data regular from 2 source registers propagate through the gates in multiplexers & ALU, to the old bus & into ilp's of destination register, all during the clock cycle interval.

> Then, the next clock transition occurs, the bimary information from the output bus is transferred into R1.

> To achieve, a just mesponse time, the ALU is constructed with high

speed circuits.

\* Control Word:

> There are 14 blowy relection inputs in the unit and their combined value specifies a control word. The 14 bit control word is

> It has your fields. Three fields contain 3 bits each and One field has defined in fig (b).

→ 3 bits of SELA: select a source register for the A input of ALU

→ 3 bits of SELB: select a suggister for the Bringut of ALU

→ Bbits of SELD: relect a destination register wing decoder & it 7 load

→ 5 bits of OPR; select one of the operations in the ALU.

The 14 bits control word when applied to the unstruction selection inputs specify a sevilicular microoperation. The encoding of the register selection is specified in following table 1.

Table 1 Encoding of register relection fields

Binary	SELA	SELB	SELD
code		FCB I MI	Dr Axin
000	anput	anput	None
001	RI KI	RI	RI
010	R <sub>2</sub>	R2	R <sub>2</sub>
011	R <sub>3</sub>	R <sub>3</sub>	R <sub>3</sub>
100	R <sub>4</sub>	R4	R4
101	R <sub>5</sub>	R <sub>5</sub>	R <sub>5</sub>
110	R <sub>6</sub>	Re	R <sub>6</sub>
111	R <sub>a</sub>	Ra	R

> The 3-bit binary code listed in 1st column of the table specify the

binary code for each of the 3 fields.

> The negister releated by fields SELA, SELB and SELD is the one whose decimal number is equivalent to the binary number in the code.

-> when SELA ON SELB is 000, the corresponding multiplexor selects the

external input data.

> When SELD=000, no destination register is relected but the contents of the output bus are available in the external output. The ALU provides

withematic & logic with operations.

-> In addition, the CPU must provide shift operations. The shifter may be uplaced in the ip of the ALU to invovide a investift capability or at the output of ALU to epucouide epostshift capability on some cases, the shift operations are included with ALU.

> The function table for this ALU is disted in table 2.

Table 2 Encoding of ALU operations

OPR select	Operation	. Symbol
00000	TransferA	TSFA
00001	Ancrement A	INCA
00010	Add A+B	ADD
10100	Subtract A-B	snB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA .
10000	shift right A	SHRA
11000	shift left A	SHLA

Examples of Microoperations:-  $\Rightarrow$  For Example, the subtract microoperations given by the statement  $R_1 \leftarrow R_2 - R_3$ 

where, Rz for the A 1/p of the ALU

R3 for the B 1/p of the ALU
R1 for the destination viegister & an ALU operation to subtract A-B

> The control word specifies 4 fields & corresponding bimary value for each field is obtained from encoding listed tables ( & 1)

> The binary control word for subtract microoperation is

Field	SELA	SELB	SELD,	OPR
Symbol .	R <sub>2</sub>	R <sub>3</sub>	R <sub>I</sub>	SUB
control	010,	011	001	00101

→ Since the increment & transfer microoperations donot use the Bip of ALU

Table 3 Examples of Microoperations for the CPU

Microeperation	Symbolic Designation			control Word					
MID (191)	SELA	SELB	SELD	OPR			1000	6	
$R_1 \leftarrow R_2 - R_3$	R <sub>2</sub>	R <sub>3</sub>	RIC	SUB	010	1011	991	10100	
R <sub>4</sub> ← R <sub>4</sub> ∨ R <sub>5</sub>	R <sub>4</sub>	R <sub>5</sub>	R <sub>4</sub>	OR	100	101	100	01010	
R <sub>6</sub> ←R <sub>6</sub> +1	R <sub>6</sub>	, - é	6 R6	INCA	110	000	110	10000	
$R_{4} \leftarrow R_{1}$	Ry	· – o	R <sub>7</sub>	TSFA	100	000	111	00000	
Output < R2	A <sub>2</sub>	1 - N	None	TSFA	010	000	000	00000	
Output & Anput	Anput	_ A	None	TSFA	000	000	000	00000	
R <sub>4</sub> ← shl R <sub>4</sub>	R <sub>4</sub>	_	R <sub>4</sub>	SHLA	100	000	100	11000	
R <sub>5</sub> ←0	R <sub>5</sub>	$R_5$	R <sub>5</sub>	XOR	101	101	101	01100	

→ A megister can be cleaned to a with an Exclusive OR operation · X € X=0

> The most efficient very to generate control words with a large no

of bits is to where them in a memory unit,

> A memory unit that stones control words is vieterred as control

memory. > By vicading consecutive control words from memory, it is possible to initiate the descred sequence of microoperations for the CPU. This type of control is referred as microprogrammed control.

### \* Anstruction Formats:

A computer will usually have a variety of instruction lode formats. It is the function of the control writ within the CPU to interpret each instruction code and provide the necessary control functions needed to process the instruction.

The format of an instruction is usually depicted in a vicitargular box symbolizing the bits of the instruction as they appear in memory words or in a control vegister. The bits of the instruction are divided into groups called fields. The most common fields found in instruction formats are

1) An Operation code field that specifies the operation to be performed. @ An address field that designates a memory address or a processor

negister. 3) of mode field that specifies the way the operand or the effective

address is determined,

> the operation code yield of an instruction is a group of bits that define various fracesson operations such as add, subtract, complement and shift. The bits that define the mode field of an instruction code specify a variety of atternatives for choosing the operands from the given address

-> Operation expecified by computer instructions are executed on some data istened in memory or processor registers, Operands residing in quocesson registers are specified with a register address.

→ Computers may have instructions of several different dengths containing varying number of addresses. The number of address fields, in the instruction format of a computer depends on internal organization of its pregisters. Most computers fall into one of three types of CPU organization:

(1) single accumulator organization

(2) General viegister organization

(3) Stack Organization.

→ An example of an accumulator type organization is the basic computer where all operations performed with an implied accumulator register

ADD X

where x is address of operand. The ADD instruction in this case we will in operation  $AC \leftarrow AC + M[AC]$ 

where Ac > accumulator register

M(X) - symbolizes memory wood located at address X.

> In example of a general viegister type of organization where the instruction format of computer needs 3 viegister address fields

ADD R1, R2, R3

to denote the operation Ry + Rx+ Rz.

General vegister type computers employ two or three address fields in their instruction format. Each address field may specify processor vegister a memory wood ADD RI, X

An instruction symbolized would specify the operation  $R_1 \leftarrow R_1 + M(X)$ . where  $R_1$  is vegister & M' other for memory address X.

> Computers with stack organization would have PUSH and POP unstruction which require address field

PUSH X

Thus the instruction will push the word at address & to top of the stack,

> To illustrate the influence of number of addresses on computer priegrams, we will evaluate arithernatic statement using zero, one, two or ithree address instructions

X = (A+B) \* (C+D)

-> The symboli ADD, SUB, MUL, DIV are used to denote duthematic operations, MOV you transfer type operation and LOAD & STORE for transfer to and from memory and Ac register

\* Three deduces antimitions:

-> computer with three-address instruction formats can use each address field to specify either a processor viegister or an memory word.

-> The yourgram in assembly language that evaluates

X = (A+B) \* (C+D)

is shown below together with comments that explain the vegister transfer operation of Each unstruction.

> $ADD R_1, A, B R_1 \leftarrow M(A) + M(B)$ ADD  $R_2 \cdot C_1 \cdot D$   $R_2 \leftarrow M(C) + M(D)$ MUL X,  $R_1$ ,  $R_2$   $M[X] \leftarrow R_1 * R_2$

> At is assumed that the computer how & preversor viegisters R1 and R2 The symbol M(A) denotes the open and at memory address symbolized by

-> The advantage of three address format is that it wesults in short programs when evaluating withernatic expressions.

-> The disadvantage is that the binary coded instructions require too many bits to specify three-addresses.

## \* Two Address Antivutions:

> Two-address instructions are the most common in commercial computers. Here each address field can specify either a processor register or a memory word.

> The groupgram to Evaluate X= (A+B)\* (C+D) is as follows:

MOV	$R_{1}$ , A	$R_1 \leftarrow M(A)$
ADD	RI, B	$R_1 \leftarrow R_1 + M(B)$
MOV	$R_2, C$	$R_2 \leftarrow M(c)$
ADD	$R_2, D$	$R_2 \leftarrow R_2 + M(D)$
MUL	$R_1, R_2$	$R_1 \leftarrow R_1 * R_2$
MOV	*,RI	$M(x) \leftarrow R_1$

> The MOV instruction moves or transfers the operands to and from memory and processor negisters.

> The just symbol disted in an instruction is assumed to be both source & destination where the viesult of the operation is transferred. \* One-Address snaturation:

→ One-Address Anstructions use an implied accumulator (AC) vegister for all data-manipulation.

→ For multiplication and division there is a need for second vegister. However here we will neglect second vegister and assume that the AC contains the vesult of all operations.

1112 1 B. H. &

Vinitalino m

a state of t

postprime in a grant

the of sure of

19.		
LOAD	A	$AC \leftarrow M(A)$
ADD	B	AC (B)
STORE	T	M[T] ← AC
LOAD	С	ACK M(c)
ADD	D	AC + AC + M[D]
MUL	TILL	AC AC * M(T)
STORE	×	$M(x) \leftarrow Ac$
A 4		

A HARDINA

> All operations are done blu the AC register & memory operand.

The address of temporary memory Location required for storing the intermediate result.

many the second of the second

and the second of the second of the second of the

\* Zero- Address Anstructions:

A stack organized computer does not use an address field for the instructions ADD and MUL. The PUSH and POP instructions, however need an address field to specify the operand that communicates with the stack. X = (A+B) \* (C+D (TOS stands for top of stack).

TOS - A PUSH TOS←B PUSH TOS← (A+B) ADD PUSH PUSH TOS ← (C+D) ADD  $Tos \leftarrow (C+D)*(A+B)$ MUL POP  $M(x) \leftarrow TOS$ 

The name "zero addres" is given to this type of computer because of absence of address field in computational instructions.

# \* ADDRESSING MODES:-

The operation field of an instruction specifies the operation to be performed and this operation must be performed on some data.

So each instruction need to specify data on which the operation is to be performed. But the operand (data) may be in accumulator, (09) general purpose register or at some specified memory location.

30, appropriate location (address) of data is need to be specified, and in computer, there are various ways of specifying the address of

These various ways of specifying the address of darta we known as Addressing Modes.

(191) Addressing modes can be defined as the technique for specifying the address of the Operands.

>Effective Address:

An Computer, the address of operand i.e. the address where operand is actually found is known as effective address. An addition to this, the two most preminent reason of why addressing

modes are so important:

(1.) First, the way the operand data one chosen during jurguan execution is dependent on the addressing mode of the instruction.

(2) Second, the address field in atypical instruction format are welatively small and sometimes we would like to be able to reference a danger mange of decations, to achieve the lange mange of docation in address field, a variety of addressing techniques has been employed. As they weduce the number of field in the addressing field of the instruction.

To understand the various addressing modes, first we need to understant basic operation cycle of computer. The Basic operation cycle has 3 main ophases

(1) Fetch the instruction from memory

(2) Decode the unstruction

(3) Execute the instruction

Priogram counter keeps track of instructions in the priogram stored in memory. PC holds the address of instruction to be executed next and is incremented each time an instruction is fetched from memory.

The decoding done in step 2 determines the operation to be performed -ed, the addressing made of the instruction & the location of operands. The computer then executes the instruction and returns to step. to jetch the next instruction in sequence.

An example of an instruction format with distinct addressing

mode field is shown in fly.

Address Mode opcode |

fig: - Instruction format with mode field.

where, opcode specifies the operation to be performed > mode yield is used to locate the operands needed for the

operation, sidduess field specifies the memory address or a prioressor registers.

Types of Addressing modes:

Various types of addressing modes are

- (1) Amplied Mode
- 3 Ammediate mode
- 3 Direct Address mode
- 1 Andirect Address mode
- (5) Register Mode
- 6 Register andwest mode
- (4) duto inviement or duto deviement mode
- (8) Relative address mode
- @ Indexed addressing mode
- 1 Base viegister addressing mode.

(1) Amplied Mode:

addressing mode is known as implicit or inherent addressing mode in which, no operand (vegister or memory sociation or data) is specified in the instruction.

For exeample, the instruction "complement Accumulator" is an Amplied mode instruction because the operand in accumulator register is implied in the definition of instruction.

An assembly language it is written as

CMA: Take complement of content of AC

RLC: Rotate the content of documulator is an implied mode instruction.

2 Ammediate Addressing Mode:

In immediate addressing mode operand is specified in the instruction itself. In other words, an immediate mode instruction has an operand field rather than an address field, which contain actual operand to be used in conjunction with the grorand specified in the instruction.

An this mode, the format of instruction is

opuode Operand

For example,

ADD 05 ADD 05 to the content of accumulator

MOV 06 Move 06 to the accumulator.

This mode is very useful for initialising the negister to a


constant value.

Direct addressing mode is also known as Absolute Addressing mode is also known as Absolute Addressing mode. An this mode, the address of Operand specified in the mode. An this mode, the address of mode, the operand resides instruction itself. That is, in this type of mode, the operand resides in memory and its address is given directly by the address field of the instruction.

The address field contain the Effective address of operand i.e;

EA=A


-ton example, ADD A -> means add contents of cell A to accum-ulator.



(4) And irect old diversing Mode:

An this mode, the address field of instruction gives memory address where on the operand is stored in memory. An this mode the address field of the instruction gives the address where the "Effective oldiness" is stored in memory. i.e; EA=(A)


means adds the content of cell pointed to For example, ADD (A) contents of A to Accumulator



(3) Register Addressing modes.


An Register addressing mode, the operands are in registers that vestde within the CPU An this mode, instruction specifies a vegistor in CPU, which contain the operand. It is similar to direct addressing made, the only difference is that the address field wefers to a vegister instead of memory docation.

Ce, EA=R



MOV AX, BX, Move contents of Register BX to AX ADD AX, BX Add the contents of Register Bx to AX Here, AX, BX are used as viegister names of each of 16-bit register. 6 Register indirect addressing mode; the instruction specifies an wegister indirect addressing mode, the operand in memory a vegister in CPU whose contents give the operand in memory of operand in other words, the selected vegester contain the address of operand vegester than the operand itself i.e.; EA=(R)


Means, control fetches instruction from memory and then uses its address to access register and looks in Register (R) for effective address of operand in memory.



4) duto inviement and duto deviement Addressing modes:

Auto inversing mode:

auto inversing mode are similar to vegister indirect addressing mode except that the vegister is inversented after its value is loaded at another location like accumulator (AC). An this case also the effective address is EA = (R).



Here, the effective address is (R)=400 and Operand in AC=7. After loading R1 is incremented by 1. It becomes 401.


In the dutoinviement mode the Ry is inviemente to 401 after execution

of instruction

duto-deviement addressing mode:

duto devienent addressing mode is viewers of auto invienment, as it it the viegister is decremented before the execution of instruction an ithis case, effective address EA = (R)-1

ten example,



Here, in auto-devienment mode, the viegister R<sub>1</sub> is devienmented to 399 instruction, means the operand is loaded to accumulator is of address 1099H in memory instead of 1088H.

EA = 1099H

(8) Relative Addressing made:

In relative addressing mode, the contents of program counter is added to the address point of instruction to obtain the effective address. In relative addressing mode, the address field of the instruction is added to implicitly reference register program counter to obtain effective address


EA = A+PC

For example,

Assume that PC contains a no: 825 and the addrespart of the instruction at Jocation 825 is used from memory during yetch phase and the program counter's inverse by 1 to 826.

The effective address computation for violative address mode is

826+24=850




Relative addressing is often used with branch-type instruction.

(a) Andex Register Addressing mode:

An indexed addressing mode, the content of index register is added to direct address sport of instruction to obtain the effective address. Means in the register undirect addressing field of instruction upoint to index register, which is a special CPU register that contain an indexed value & direct addressing field contain base address.

do indexed type instruction make sense that data away is in momory and each operand in the away is stored in momory welative to base address. The distance between the beginning address and the address of operand is the indexed value stored in indexed register


Thus in index addressing made EA = A+Andex



(10) Base viegister addressing mode:

In this mode, the content of Base register is added to the direct address part of the instruction to obtain the effective address. The register indirect address field spoint to the Base register and to obtain EA, the content of instruction register is added to direct address spart of the instruction. This is similarly to indexed addressing mode except that the register is now called as Base register instead of index register.

EA = A + Base.



Numerical Example

To show the difference between various addressing modes on the instruction is defined in fig.

on madelies and 1.1	Address	Memony	
D0 000	200	Local to AC N	10de
PC=200	201	-Address = 500	)
R <sub>1</sub> =400	202	Neset Anstruct	ion
14 100			
XR=100	399	450	
	400	700	
AC	500	800	
	600	900	
	702	325	
	800	300	
Liet Numas Indla		1- 11 1	

fêq: Numerical example for addressing modes.

## Tabular list of Numerical Example

oldduessing Mode	Effective address	Content of Ac
Direct address Ammediate Operand Indirect address Relative address Andexed address Register Register undirect dutoinviement	500 201 800 702 600 - 400 400	800 500 300 325 900 400 400 700 450
duto decrement	399	a

WRITS

stymos less and

offi officer king

\* Data transfer and Manipulation

\* Data transfer: Instructions: > Data transfer instructions move data from one place in the

computer to another without changing the data content. > The most common transfers one Ho memory and processor registers,

and bolo processor registers and Input or output and bolo the processor viegisters itself ion themselves.

> The Eight different data transfer instructions are listed in the

table.

Table: Typocal Data transfer unstructions

Name	Mnemonic
Load Store Move Exchange Anput Output	LD ST MOV XCH AN OUT PUSH
Push Pop	POP

Each instruction is a mneumonic symbol. It must be realized that different computers use different mneumonics for the same instruction name.

> The load instruction is used to transfer ofor memory to a publisher viegister, usually an accumulator.

- The store instruction is used to transfer data to memory.

-> The move instruction is used to transfer data from one vegister to other.

-> It has also been used for data transfers between CPU viegisters and memory or between two memory words.

> The Exchange instruction swaps information between two registers or a register and a memory word.

> The input and Output instructions transfer data among

processor registers and input or output iterminals.

> The push and pop instructions transfer data between processon registers and memory stack.

> Some assembly language conventions modify the mneumonic symbol to differentiate between the different addressing modes.

> For example, the mnemoric for load immediate becomes LDI.
and consider the Load to accumulator instruction when used with
8 different addressing modes.

Table: Eight addressing modes for the Load Instructions

Mode 1	Convention	Register transfer
Direct address Andirect address Relative address Ammediate operand Andex addressing Register Register indirect Autoincrement	LD ADR  LD ADR  LD ADR  LD ADR  LD ADR(X)  LD ADR(LDRI  LD(RI)  LD(RI)+	AC M (ADR)  AC M [M(ADR)]  AC M [PC+ADR]  AC NBR  AC M [ADR+XR]  AC M [ADR+XR]  AC M [RI]  AC M [RI]

where, ADR-stands for Address

NBR is number or operand

X is index vegister

R, is a priocessor vegister

Ac is accumulator vegister

@ symbolizes indirect address

\$ address makes the address velative to PC

# immediate-mode instruction.

\* Data Manipulation Anstructions:

Data Manipulation Anstructions perform operations on data and quovide the computational capabilities for the computer. The deta manipulation instructions in a typical computer are usually devided into three basic types:

1) duthematic instructions

- (2) dogical and bet manipulation instructions
- 3) shift instructions

(1) druthematic Anstructions:

- > The your basic withernative operations are addition, subtraction, multiplication and division. Most computers provide instructions for all four operations. Some small computers have only addition and possibly subtraction instructions. The multiplication & division must then be generated by means of software subroutines.
- > The unwement instruction adds 1 to the value stored in a vicinter

> The devienment instruction subtracts I from a value stored in a

register or memory word. -> The instruction "add with cavry" performs the addition on two operands

plus the value of the cavry from the previous computation

-> Similarly, the "subtract with borrow" instruction subtracts & words and a borrow which may have vierilted from a prievious subtract

The negate instruction forms the 2's complement of a number, effectively viewering the sign of an integer when represented in the signed 2's complement form.

June speak

Name	Mnemonie
Anviement	INC
Deviement	DEC
Add	ADD
subtract	SUB
Multiply	MUL
Divide	DIV
Add with covery	ADDC
Subtract with borrow	SUBB
Negate (2's comp)	NEG

Degical and Bit Manipulation Anstructions. →

degical unstructions operation binary operations on strings of

bits estored in vegisters. They are useful for manipulating individual

bits or a group of lits that veguesent binary-coded information.

→ The AND instruction is used to clear a lit or a selected group

of lits of an operand.

WI BUILD BUTY

-> The OR instruction is used to set a bit or a selected group

of with of an operand.

> Similarly, the XOR instruction is used to selectively complement bits of an operand.

> Andwidual bits. such as a caving can be decided, set or complement

-ed with appropriate instructions.

Name	Mnemonic
clean	CLR
complement	COM
AND	AND
OR	OR
Exclusive - OR	XOR
clear covery	CLRC
set cavry	SETC
complement cour	y come
Enable Anterru	pt EI
Disable Antern	upt DI

(3) Shift Anstructions :-

> Anstructions to shift the content of an operand are quite useful and are often provided in several variations.

→ Shifts are operations in which the bits of a word are moved to the

> The bit shifted in at the end of the word determines the type of left on right.

-> Shift instructions may specify either logical shifts, withematic shifts shift used.

or restate stype operations.

In either case the shift may be to the night on to the left.

> The degical shift unserts 0 its the end bit uposistion. The end position is the leftmost bit for shift night and the nightmost bit

position for the shift deft.

> The druthematic shift right untuition must preserve the sign bit in the leftmost but for position. The sign bit is shifted to the sight together with the west of the number, but the sign bit itself vermains unchanged. This is a shift-right operation with the end bit remaining the same. The avilhematic shift- left instruction inserts O to the end position and is identical to logical shift left instruction. > The votate instructions produce a circular shift. Bits shifted out

at one end of the word are not dost as in a dogical shift but are circulated back into the other end.

Name	Mnemoni c
Logical shift right Logical shift left	SHR SHL
duithematic shift wight	SHRA SHRA ROR
Rotate Right Rotate dedt	ROL RORC
Rotate left through carry	ROLC

\* Program Control:

-> Anstructions are always stored in successive memory locations. when processed in the CPU, the instructions are fetched from consecutive memory locations and executed.

-> Each time an instruction is yetched from memory the PC is inven - ented so that it contains the address of the next instruction in sequence

-> After the execution of a data transfer or data manipulation instruction, control victions the fetch yele with the program counter containing the address of instruction next in sequence.

-> On the other hand, a program control type of instruction, when executed, may change the address value in program counter and cause the flow

of control to be aftered.

> Program Control Instructions specify conditions for altering the content of program courter, while data transfer and manipulation unstructions specify conditions for data-processing operations.

> The change in value of the program counter as a vesult of the execution of a program control instruction causes a break in the

sequence of instruction execution.

-> This is an important feature in digital computers, as it provides control over the flow of program execution & a capability for branching to different priogram regments.

some Typical program control instructions are listed in Table.

Name	Mnemonic
Branch	BR
Jump	JMP
SKTP	SKP
Call	CALL
Return	RET
comparely subtraction)	<b>B</b> CMP
Test (by ANDing)	TST

Breanch and tump instruction will be conditional or unconditional.

The unconditional branch instruction causes a branch to be specified address without any conditions.

The conditional branch instruction specifies a condition such as branch if yositive or branch if zero.

> The skip instruction does not need an addressfield & therefore a zero-address instruction.


> The call and viction instructions are used in conjunction with subvoiting.

> The compare instructions performs a subtraction between two operands, but the nexult of the operation is not retained.

→ The dest instruction performs the dogical AND of two operands and updates vertain status bit conditions are set as a viesual of operation

\* Status Bet Conditions :-

It is sometimes convenient to supplement the ALU circuit in the CPU with a status vegister where status bit conditions can be stored for further analysis. Status bits ove also called condition-



Therique shows the block diagram of an 8-bit ALV with a 4-bit status uegister. The 4 status bits are symbolized by c,s,z and V. The bits are set or cleared as a result of the operation performed in the ALL. 4 Bit C (carry) is set to 1 if the end carry & is 1. At is cleared

to 0 if the cavey is 0.

4 Bit S (Sign) is set to I if the highest order bit + is 1. At is

set too if the bit is o.

4) Bit z (zero) is set to I if the output of ALU contains all os. It is cleared to 0 otherwise on otherwoods, z=1 if the oppling is zero

and z=0 if the op is not zero. 4) Bit V (overflow) is set to 1 if the exclusive OR of the dost two carries is equal to I and cleaned to o otherwise. This is the condition for an overflow when negative numbers are in 2's complement. For the 8-bit ALU, V=1 if the Output is greater than +127 or less than

-> Status bits can be checked after an ALU operation to determine

certain relationships that exist blue the values of A and B.

Af bit V is set after the addition of a signed numbers, it indicates an overflow condition.

> 1 zis set after an exclusive - OR operation, it indicates that A=B. This is because & DE=0 (Exclusive-OR of Lequal operands gives an all 0's

viesult which yets the Z-bit.

> for example let A=10121100, where zeis the bit to be checked. The AND operation of A with B=00010000 queduces a wesult 00020000 Af x=0, the z status bit is set, but if x=1, the z bit is cleaved since the viesull is not zero.

## \* Conditional Branch unstructions:

Table shows the list of most common branch instructions. Each mnemonic is constructed with the letter B (for branch) and an abbreviation of the condition name.

when the opposite condition state is used, the letter N is

inserted to define the 0 state.

Table: Conditional Branch Anstructions

Mnemonic	Branch Condition	Tested Condition
-	41 7711	Z=
BZ	Branch if zero	Z=0 0
BNZ	Branch if not auvzero	C=1
BC BNC	Branch if carry Branch if no carry	OH, ALCEONIA
BP	Branch if plus	S=0
BM	Branch of minus	S= Introduce
BV	Branch of overflow	Notes 1V= 1/1. F. C.
BNV	Branch if no overflow	V=0

Unsigned Compare conditions (A-B)

	The softened by the softened b	
BHI	Branch if higher	A>B
BHE	Branch if higher or equal	AZB
BLO	Branch if lower	A <b< td=""></b<>
BLOE	Branch if lower on equal	A SB
BE	Branch if equal	A=B
BNE	Branch if not equal	A+B

Signed compare conditions (A-B)

	Signed services	111111111111111111111111111111111111111	i in ditta
DOT	Branch of greater than	A>B	
BGIT	Diana, of a los so could	A≥B	Musikus V
BGIE	Branch of greater on equal	1.1	
Boile	Branch if less than	ALB	1,
BLT	Branch if tess orange	A / B	
	Branch if less on equal	ALB	171 11 16
BLE		A= B	1 - 11-
BE	Branch if equal	100	1.30
	Branch if not equal	A≠B	all a
BNE	plantat if the		

> d conditional branch instruction is a branch instruction that may or may not cause a transfer of control depending on the value of stored bits in the PSRC processor status register.

> Each conditional branch instructions tests a different combination of

status bits you a condition.

- → of the condition is true, control is transferred to the Effective address (PC + oddress). If the condition is false, the fragram continues with the next instruction (PC + PC+1)
- 5 'C' represents the carry or borrow after authematic addition or subtraction

4'N' represents the definest bit of the result of operation i.e;

4'V' is you everylow i.e; if the sign of the viesult is changed (inverted)

y 'z' is you zero i.e, to cheek whether the result of an operation is zero (z=1) or not zero (z=0)

> Some branch instructions are a combination of compere and conditational branch instructions. They are run after the compare instruction has operformed the comparision and status bits are updated.

> Different status bets one cheeked for signed and unsigned

numbers.

At is important that if A>B is complement of A<B and A<B is complement of A>B. That means if we know the condition of status bits for one, the condition for the other complementary relation is obtained by complement

\* Subroutine Call and Retwen:

A subvertine is a self contained sequence of instructions that performs a given task cor) a computational task. It is also called a procedure call.

> When a subvoitine is called, the starting address of the subvoitine is stored in the PC and the instruction following the current instruction is temporary stored elsewhere.

> when the subvisitine (which of code) is executed, the vietner is made to the mainprogram by loading the PC with the old value.

> Anstruction following the subvoitine call is called continuation point and the corresponding address is called the viction address.

> At is actually a dow level form of functions in c++.


> Subroutine can also be called with another procedure/subroutine

> The final instruction of every procedure/subvoitine must be vieturen to the calling program.

> The vieturn address can be stored in memory, viegister or

Stack.

> Stack is preferred because of its ease of access when no we need to call a subvoitine unside another subvoitine. In illiat one that the vieturn address at the TOS (itop of stack) is always to the program which called the current subvoitine



For calling subroutine

Decrement stack pointer

M(SP) + PC

Store return address on stack

PC Effective address Transfer control to subsoutine

For Return

PC + M (SP)

SP+SP+1

Transfer return address to PC Ancrement Stack pointer

\* Program Anterrupts: An interrupt transfers control from a program that is convertly running to another program as a result of externally or internally generated vieguest.

> The quocedure for servicing the interrupt in this case is

called the unterrupt source vioutine USR)


> The unterrupt procedure is quite similar to a subvoutine call


1 The interrupt is usually initiated by an external or internal except for three variations:

signal vather than from the execution of an instruction.

-> The address of the interrupt service program is determined by the hardware rather than from the address field of an instruction.

3) An anterupt procedure usually stores all the information necessary to store information that defines all or part of the winterts of the viegister set, wather than storing only the program counter.





> These three procedural concepts are designed clarified further

below.

-> After the a program how been interrupted and the service nowline been executed, the cru must vietner to exactly the same state that it was when the interrupt occurred. Only if this happens will the interrupted program be able to resume exactly as if nothing had happened.

> The state of CPU at the ord of execute cycle is determined from

-> The content of the program counter

-> The content of all prioresson negesters

> The content of certain status conditions

> The collection of all status but conditions in the CPU is sometimes called a priogramistatus word.

> The PSW is stored in a seperate Hardware register and contains the status information that characterizes the state of the CPU.

\* Types of Anterrupts

There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as

- 1 External Anterrupts
- @ Anternal Anterrupts
  - 3 Software Anterrupts

@ External Antorrupts:

External Anterrupts come from input or output devices, from timing devices, from a circuit monitoring the hower supply or from any other External source.

Examples that course external interrupts are I/O device requesting transfer of data, I/O device finished transfer of data,

clapsed time of an event, or hower failure.

-> timeout interrupt may viesult from a program that is an

endless loop & thus exceeded its time allocation.

-> Power failure interrupt meny have as its service vouline a program that transfers the complete state of the CPU into a nondestructive memory in the few milliseconds before hower ceases.

(2) Anternal Anterrupts:

Antonnal intorrupts wise from illegal or evroneous use of an

unstruction ou date anternal interrupts are also called traps.

Examples of Interrupts caused by internal every conditions are vegister everflow, attempt of to divide by zero, an invalid exercition code, stack overflow and quotection volation.

These every conditions usually occur as a wesult of a premature

Lermination of the instruction execution.

The service program that processes the internal interrupt determines the convertive measure to be taken.

3 Software Anterupt:

Software interrupt is a special call instruction that behaves like an interrupt rather than a subvoitine call At is initiated by executing an unituation?

At can be used by the programer to initiate an interrupt

procedure at any desired point in the program.

The most common use of roftware interrupt is associated with a

supervisor wer made to the supervisor made.

of program written by a user must own in the user mode. when an input-output transfer is viequired, the supervisor mode is viequested by means of a supervisor call instruction. This instruction auses a software interrupt that store the old CPU state and brings in a new PSW that belongs to the supervisor made. The calling funguam must pass information to the 0.5 in order to specify the sparticular task nequested,

Data Representation, computer Avithmetic:

## Data Types:

- >> Birooy information in digital computers is stoped in mamory or processor gragisters. Registers contain either data or control information.
- -) Data one numbers and other binory-coded information that are operated on to achieve required computational results.
- may be classified as being one of the following categories:
- 1) Numbers used in authmetic computations
- 2) letters of the alphabet used in data processing.
- 3) other discoete symbols used for specific proposes.

Number systems i-

Radizi- A number system of base, or sadial, or is a system that uses distinct symbols that uses distinct symbols that uses

is necessary to multiply each doit by an integer power of &

Decimal: The decimal number system in every day use employs the gradia 10 system. The 10 symbols agre 0,1,2,3,4,5,6,7,6,9

-) The storing of digits 724.5 is interpreted to represent the quantity.

7×102+ 2×101+ 4×10+ 5×107.

that moons if hundreds, plus 2 tens, plus 4 units, plus 5 tenths. Every decimal number on be similarly interpretty in superesent 5.

Binary: The binary number system uses the radix 2. The tare digit symbols used are or of. The stoing of digits

101101 is laterpreted to represent the amonthly

1×25+0×24+1×23+ 1×22+0×21+1×20 = 45.

octal these decimali- The octal means seeding 8, U honordecimal means seeding 16. The eight symbols of the octal system are 0,1,2,3,4,5,6,7.

- -) The 16 symbols of the headecimal system are 0,1,2,3,4,
  5,6,7,8,9, A1B,C,D,E &F.
- The correspond to the decimal numbers 10,11,12,13,14,15, sespectively.
- A number in eading the connected to the familiary decimal system by forming the sum of the weighted digits. exi- octal, 736.4 is converted to decimal as i.

(736.4) 8= 7×82+3×81+6×80+4×87 = 7×64+24+6+418 = (478.5) 10.

-> the eautement decimal number of headecimal F3 is obtained from the following calculation:

(F3)16= EX16+3=15X16+3=(243)10'

binally, oceal & throdecimal supresentation plays an important part in digital computers.

-) size 23=8 & 24=16, each octal digit corresponds to theree binary digits & each hereadecimal digit corresponds to to four binary digits.

Binary, octal & Herodecimal conversion.

Table: Binary coded - octal Numbers

				1
number	Binosy - Coded	RITS	Decimal equivalent	:
01234567	000		0-1234567	code for one oceal digit
10	001 000		8	
12	001 010	W 1 50	., 10	2. 1 ·
24	010 100		20	
62	الاه ماه		50	A. 8
143	001 100 011	** * f	99- ,	
370		ir tri	248:	*

Table: Broay-coded Heroclecimal Numbers.

Henodecimal Number	Binoay-coded Hexadecimal	Decimal earwalent	
0	0000	Ь	
1	0001		
2	0010	2 1 3 1	
3	0011		
4	0100		
5	0101	5 (ode for	
6	OILDRE	6 one	
	OIII	+ Hesta decin	
8 8	1000	8 degit	
	1001	9 209.2	
9 // 8		10	
A	1010	0	
В	1011	<u> </u>	
C	1100	12	
D	1101	8 13	
* 1	9 1110	14	
E		15	
F	TINGRED		
	0001 0100	2.0	
14	0011 0010	50	
32	Name and Address of the Control of t	99	
63	ollo ooll		
	1111 1000	248	
F8	III i		

Decinal Representation:— the binary number system is the most natural system for a computer, but people are accustomed to the decimal system. One way to salve this conflict is to convert all exput decimal numbers into

Binasy code: A binasy code is a garoup of n bits that assume up to 27 distinct combinations of is & o's with each combination suppresenting one element of the set that is being coded.

- -) FBI example, a set of four elements can be coded by a 2-bit code with each element assigned one of the following bit combinations: 00,01, 10 8711.
- -) A set of eight elements arguises a 3-bit code, a set of 16 elements arguises a 4-bit code & 50 on.

BCDi- The bineary - coded decimal (BCD) is the abbreviation.

It is very improved to undersond the difference between the conversion of decimal numbers into binary & the binary the conversion of decimal numbers.

1781 example, when converted to a bineary number, the decimal number 99 is suppresented by the storing of bits 1100011.

But when suppresented in BCD, It becomes 10011001.

The only dibberence between a decimal number supresents

by the familian digit symbols 0,112 -- 9.8 the BCD

by the familian digit symbols 0,112 -- 9.8 the BCD

1001 is in the symbols used symbols used symbols used to supresent the digits the number itself is exactly to supresent the digits the number itself is exactly the same.

Binary - coded plecimal (BCD) Numbers. Table:

Decimal Number	(BCD) Number.
0	0000
1	0001
2	0010
	0011 (ote 18)
3	0100 one decimal
4	0101 digit
5	
6	ONO
4	OILI
8	1000
9	1001
10	0001 0000
20	0010 0000
50	0,101 0000
	1001 1001
99	0010 0100 1000
848	0010 0100 1

Complements are used in digital computers for sweety simplifying the subtraction operation & for logical manipulation. There age two types of complements for each base 'r' system:

- The 91's complement.
- (0-1)'s comprement
- -) when the value of the base on is substituted in the name, the two types are referred as 2's 01's complements for binary numbers & 1015 & 915 complement for decimal

so the 9's complement of, N is (107-1)-N.

exi-1) 9's complement of 546700 is

999999-546700=453299.

- a) 91s comferent af 12389 is 99999-12389=87610.
- -) with n=4 we have 104=10000 & 1041 = 9999. It follows that the 9's complement of a decimal number is obtained by subtracting each digit from 9.
- i) 2's complement; For binary numbers 19=2 (191-1=1)

  So the 1's complement of N is (221)-N.
- -) The als complement of a binary number is formed by changing i's into o's & o's ento i's.
- ex:- 1) The 1's complement of 1011001's 0100110.
  - 2) The 1's complement of 0001111 is 1110000.

(8's) complement:

i) 10's complement: comparing with the (9-1)'s complement,
the 91's complement is obtained by adding 1 to the (9-1)'s

complement, since  $8^{\circ}N = [(91^{\circ}-1)-N]t1$ .

exi. The 10's complement of the decimal 2389 is 9999-2389=7610.

=) 7610+1 = 7611.

- -) This is obtained by adding it to the 9's complement
- obtained by adding it to the 1's complement value.

exi- The 2's complement of a binary (01100 is

=) 010011 (i's complement)

- =) 010011+1 (adding 1 to. 12s complement)
- =) 010100.

Fixed point Representation : positive integers, including
zero, con be suppresented as unsigned numbers. However a to
suppresent negative integers, we need a notation fornegative
values.

- -) Because of Hariduxone limitations, computers must superesent everything with 1's & 0's, including the sign of a number.
- -) The convention is to make the sign bit equal to o for positive numbers and '1' for negative, numbers.
- a binary (or decimal) Point. The position of the binary. Point

- is needed to suppresent foottions, integers, or mixed integer foraction numbers. There are a ways of specifying the position of the binoary point in a oregisted:
- 1) Fixed point suppresentation
- 2) Floating Point Suppresentation

Integer representation: - when an integer broay number is positive, the sign is 'sreposesented by 'o' & whom the number is negative, the Sign is suppresented by '1' but the steet of the number may be greporesented in one of thorse possible ways:

- 1) signed magnitude suppresentation
- 91) Signed 1's complements suppresentation
- iil) signed 2's complement preparecentation.
- -) The signed-magnitude suppresentation of a negative number consists of the magnitude & a regative sign.
- -) In the other two supresentations, the negative number is suppresented in either the 1's or a's complement of its
- -) As an example consider the signed number 14 stored in 8-bil oregister. +14 is suppresented by a sign bit of o in the leftmost position followed by the binary earnivalent of 14:0000 1110
- -) Each of the eight bits of the suggister must have a value & therefore o's must be inserted in the most significant positions following the sign bit. there There is only one way to
- -) These are 3 different ways to suppresent -14 with eight lits. they we

- i) In signed-magnitude suppresentation 1 0001110.
- ii) To signed-a's complement suggestation 1 1110001
- iii) In spread 215 complement supresentation 1 1110010.
- -> The signed-magnitude suppresentation of -14 is obtained foom +14 by complementing only the sign bit.
- The signed-1's complement sepsesentation of -14 is obtained by complementing all the bits of +14, including the sign bit.
- -) The spreed o's complement inepresentation is obtained by taking the 2's complement of the positive numbers, including its sign bit.

Arithmetic Addition: The addition of two numbers in the signed - magnitude system follows the states of ordinary orithmetic. If the signs are the same, we add the two magnitudes & give the sum the common sign. If the signs one different, we subtoact the smaller magnitude from the largest & give the gresult the sign of the larger magnitude.

2's complement orddition: - The selle for ordding numbers in the signed 225 complement system does not seawine a composison or subtraction, only addition & complementation. -) The procedure is ac follows: Add the two numbers, including there sign bits, & discool any coolsy out of the sign (leftmost).

-) Negative numbers must initially be in 2's complement U that if the sum obtained after the addition is negative, it is in 2's complement form.

nal

subtraction of two signed birasy Arothmetic subtraction; numbers when regative numbers are in a's complement form is as follows: take the 2's complement form of the subtonhend (including the sign bit) & add it to the minuend (including the sign bit). A cossy out of the sign bit position is discarded.

$$(\pm A) - (\pm B) = (\pm A) + (\pm B)$$
  
 $(\pm A) - (\pm B) = (\pm A) + (\pm B)$ .  
 $(\pm A) - (\pm B) = (\pm A) + (\pm B)$ .

- -) In binasy with eight bits this on be worthen as:
- 11111010 11110011. The subtraction is changed to addition by tatigtheals complement of the (-13), to (+13).
- In brown 11111010+ 00001101=100000111.
- -) Removing the end casely, we obtain the consectansuler 00000111 =)

Decimal fixed - point separatation; The supresentation of decimal numbers in suggesters is a function of the bindy code used to supresent a decimal digit.

- each decimal digit.
- -) The suppresentation of 4385 in BCD sugarises 16 flip-flops four flip-flops for each digit. The number can be supersented in a sugisted with 16 filp-flops as follows:

0100 0011 1000 0101.

Floating point Representation:— the floating-point suppresents a signed, sentation has two parts. The first part suppresents a signed, fixed-point number called the mantissa. The second part designates the position of the decimal (corbinary) Point called the exponent. The fixed-point mantissa may be a foodtion or an integer.

exi- the decimal number + 6132-789 is sepsesented in floating-point with a foaction of an exponent as follows:

Foaction Exponent +04.

of the value of the exponent indicates that the actual position of the decimal point is four positions to the night of the indicated decimal point in other footion. The above septementation indicated decimal point in other footion to 6132789×104, come is considered to the scientific notation to 6132789×104, come is considered to the scientific notation to 6132789×104, come

I flooring tout a amongs interpreted to supposent a faunder f in the following form:

mxx

→ 0 6132789 × 104.

Here m'13 numbers

Ph is ghodia which Holds 10

e is the exponent which holds 4.

Foraction; A floating point birthy number is suppresented in a similar manney except that it cases have a for the authority The binary number + 1001.11 is suppresented with an 8-bit feaction and 6-bit expenser as follows:

Foottion 000100

-) The foaction has a 'o' in the leftmost position to denote Positive. The floating point number is equivalent to

mx2 = + (.1001110)2 x 2+4.

Noomable ation :- A - floating - Point number is said to be resonatived if the most significant digit of the mantissa is non-sequ.

exi- The decimal number 950 is normalized but 00035 is not.

-> The number is normalized only if its defimant digit is

-) Two main stordered forms of floating-point numbers are from the following organizations that decide standards: ANSI (American National Standards Fostitute) & IEEE (Inistitute of Electrical & Electronic Engineers).

-> The ANSI 32-bit floating-point numbers in byte format with example are:

Byte 4 eye format: SEEEE . I HAMMAM MAMMAMMM MAMMAMMMM mantissa. Binoay Point

S = size of Mantissa

F = Exponent Bits in 21's complement

M = Montissa Bits.

Computer trithmetic

Addition & subtraction: - for floating-point operations, most computers use the signed-magnitude suppresentation for the mantissa. In this topic we develop the addition and subtraction algorithms for data supresented in signedmagnitude and again for data supresented in signed-2's complement.

Addition & subtraction with signed-magnitude data: The proposessentation of numbers in signed-magnitude is familiar because it is used in every day oaithmetic calculations.

- -) we designate the magnitude of the two numbers by A and B. when the signed numbers are added or subtracted, we find that there one eight different conditions to consider, depending on the sign of the numbers and the operation performed.
- -> These conditions are eisted in the first column of the The second of the second of the second terde.

operation	Add magnitules.	Subtract Magnitudes		
		when A>B	when AKB	wan n= E
(+^)+(+B)	+(A+B)			
		+(A-B)	-(B-A)	+(A-B)
(+A) + (-B)		_ (A-B)	+(B-A)	+(A-B)
(-A) + (+B)		2 (), -/		
(-A) + (-B)	-LA+B)			
(HA) - (HB)		+ (A-B)	-(B-A)	+(A-B)
	+ (ATB)			
(+A) - (-B)	-(A+B)			-2
(-A) - (+B)		(0.0)	+(B-A)	+ (A-B).
(-A) - (-B)		-(A-B)		

table 10.1: Addition & subtraction of signed-magnitude Numbers.

- performed with the magnitude of the numbers. The last column is needed to prevent a negotive 2000. In other woods, when two earnal numbers one subtracted, the sesult should be
- The algorithms for addition & subtraction are derived from the table on be stated as follows (the words inside parentheses should be used for the subtraction algorithm).

Addition (Subtraction) algorithm;— when the signs of A & Bagre
identical (different), add the two magnitudes and attach the
sign of A to the result.

-) when the signs of A &B age different (identical), compare the magnitudes and substact the smaller number from the earger.


- the complement of the sign of A if AB if the two magnitudes one earner, subtract B from A and make the sign of the saxul Positive.
- The two algorithms one similar except for the sign comparison. The procedure to be followed for identical signs in the addition algorithm is the same as for different some in the subtraction algorithm & vice versa.

addition & subtraction with signed-2's complement data;

- -) The leftmost bit of a binosy number separasents the sign bit:

  'o' for positive & '1' for negative. if the sign bit is's', the entire

  number is separasented in a's complement form.
- The addition of two numbers in signed-o's complement from consists of adding the numbers with the sign bits toward the some of the other bits of the number. A coory out of the addings to sign-bit position is disconciled. The subtraction consists of frost taking the o's complement of the subtracted & then adding it to taking the o's complement of the subtracted & then adding it to taking the o's complement of the subtracted.
- -) when two numbers of n digits each are added and the sum occupies n+1 digits, we say that an overflow occurred.
- Complement manusor
- -) An overflow can be detected by inspecting the last 2 coopies out of the addition, when the two coaries are applied to an excusive-or gate, the overflow is detected when the output of the gate is equal to 1.



th 10.3: Hooducae for signed 2's complement addition's Subtraction

- -) we name the A gragistery AC (accumulater) and the B agrister BR. The leftmost bit in AC & BR supresent the sign bits of the numbers. The two sign bits one odded or subtracted together with the other bits in the complementer & parallel order. -) The overflow flip-flop'v' is set to '1' if there is an overflow.
- -) The output coopy in this case is discoorded.
- -) The algorithm for adding & subtracting two binoons numbers in suppresentation is shown below diagram? signed - ors complement Add subtract




fig 1014 Algorithm for adding & subtracting numbers in signed 2's complement sepsesentation.

- including their signs). The ourselow bit 'V' is set to 1', if the exclusive or of the last two consiles is 4, & it is classed to o' otherwise.


  The subtraction operation is accomplished by adding the content.
- of BR has the effect of charging a positive number to regarine,
- the two numbers added could have the some sign.

Mulliplication Algorithms; multiplication of two fract-point birdy numbers in signed - magnitude sepsesentation, is done with by poocess of successive shift by add operations.

of the parduct is negative. If they are white, the signs of the parduct is negative. If they are white, the sign of the parduct is negative.

Haadurae Implementation for Street magnitude data;

The hardware for multiplication consists of the consistent



-> The multiplier is stand in the a-negister & its sign in as
-) The seavence counted sc is initially set to a number equal
to the number of bits in the multiplier. The counter is decorm

ented by a after forming each partial product.

-) when the content of the counterpreaches to zero, the product

is formed and the process Stops,




Fig 10.6 Flowchart for multiply operation

- Their corresponding signs one in B& & as rectively. The signs are composed, & both A and a are set to accrespond to the sign of the product since a double-length product will be stood in pregisters A & A.
- -> registers A & E and closed & to sequence counter SC is Set to a number equal to the number of bits of the multiplies.
- -> After the installitation, the lower-order bit of the multiplier in Qn is tested. If it is "I' I the multiplicand in B is added to the passent partial product in A. If it is o' nothing is done.
- rew partial product. The sequence counters is determented by 1 new partial product. The sequence counters is determented by 1 by its new value charced, if it is not earlied to zero, the process is organized & a new positial perioduct is formed. The process stops when SC=0.

Booth multiplication folgorithm: Booth algorithm gives a procedure for multiplying broay integers in signed -2's complement suppresentation. It operates on the fact that stoings of ment suppresentation. It operates on the fact that stoings of o's in the multiplier securise no addition but just shifting, o's in the multiplier from bit weight ok to be a stoing of 1's in the multiplier from bit weight ok to weight on can be treated as okt 2m.

-) As in all multiplication schemes, Bookh algorithm requires examination of the multipliery bits & shifting of the factial product

- -> Psico to the slifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to the following sules:
- I) The multiplicand is subspaced from the postial product upon encountering the first least significant 1 in a string of 1's in the multiplier.
- 2) The multiplicand is added to the postial pooduct upon encountering the first o in a stong of o's in the multiplier.
- 3) The partial product does not charge when the multiplier bit is identical to the paevious multiplier bit.
- -) The algorithm works for positive or regative multipliers in also complement suppresentation.
- -) In the digree diagram 10.8, AC & the appended bit announce initially cleased to a and the sequence counter sc is set to a number of bits in the multiplier.
- The two bits of the multiplier in an IC anti ose inspected. If the two bits one earnal to 10, it means that the first I' in a string of its has been encountered. This securises a subtraction of the multiplicand from the page partial product in Ac.
- -) If the two bits able canal to 01, it means that the first 0 in a storing of 0's has been encountered. This examines the addition of the multiplecand to the partial product in Ac.
- ) when the two bits one earnal, the positive product dog not change an overflow connot occur because the addition to subtraction of the multiplicand follow each other.

The next step is to shift sight the portial product by the multiplies (sincluding bit Qn+1). This is an assimmetic shift eight (asho) operation which shifts Ac & or to the right & leaves the sign bit in Ac uncharged. The seamence counter is decemented by the computational loop aspeared in time 5.




Fig 10-8 Booth algorithm to multiplication of signed-23 complement numbers.

ut

Binary division is simpler than decimal Division Algorithms in division because the annotient digits are either 0 00 181 there t is no need to estimate how many times the dividend of putial gremainded from fits into the divisor. Divide of Divide operation Hooducore Algorithm i-Dividend inthe DIVISION Divide nogutudes She EAQ ENCA+B+1 EAC ATET AC-ALB+1 ACB AZP EAK-AHB LAND ACB Y=0 DYFE 0 1 AZB EALAHB ant 1 SCE SC-1 50 END (Divide overflow) Fig 10°B Flowchast for divide operation

- The the above algorithm the dividence is in a size of the divisor in B. The sign of the separate is set into the sequence Pase of the apportent. A constant is set into the sequence country so to specify the number of bits in the apportent.
- ed to suggisters from a memory unit that has works of no bits, since an operand must be strong with its sign, one bit of the works will be occupied by the sign of the magnitude will consists of not bits.
- A divide overflow condition is tested by subtracting the divisor in B from half of the bits of the dividend stored in A. If A ≥B, the divide overflow flip-flop DVF is set by the operation is terminated prematurely.
- of the dividend is substored by odding B to A.
- -> The division of the magnitudes starts by shifting the dividend in Aa to the left with the high-order bit shifted into E.
- -) If the bit shifted into E, is 1, we know that EA>B

  because EA consists of a 1 followed by n-1 bits while B

  consists of only n-1 bits.
- -) In this case, B must be subtracted from EA & 1, insates into an flathe autotient bit. since register as missing the high-order bit of the dividend, its value is  $EA 2^{n-1}$

10

pd

 $\rightarrow$  adding to this value the a's complement of B sesultin  $(EA - 2^{n-1}) + (2^{n-1} - B) = EA - B$ .

13. The about from this addition is not toursferred to E if we want E to sumain a 1.

- ) If the shift-left operation insours a 0 into E, the divisor is subsocieted by odding its 2's complement value of the cased is toorspersed into E. if E=1, it signifies that AZB; therefore, an is set to 1. If E=0, it signifies that A<B, of the original number is susposed by Adding Bto A. In
- -) This process is seperated again with magister a holding the partial remainder. After n-1 times, the amotient magnitude is formed in sugistery a & the sumainless is found in sugister.

# Floating point Asithmetic operations i-


Basic considerations: - A floating Point number in computer enegisters consists of two poorts: a montiss on & an exponente.

# mxo.

-) The decimal number 537.25 is separated in a sugistery with m= 53725 & e=3 & is interpreted to supresent the floating point numbers

.53425X103.

Register configuration: The negister configuration for floating-point operations is arrive similar to the layout for fixed-point operations. As a general sule, the same sugisteers & added used for fixed - Point arithmetic are used the poolessing the montissas. The difference lies in the way the exponents are hondled.



- ) A separate parallel-order is used for the exponents. The number in the montesa will be taken as a footion, so the binoay point is assumed to seside to the left of the magnitude
- -) The numbers in the segisters are assumed to be initially normalized. After each arithmetic operation, the result will be normalited.

Addition & subtraction: During addition or subtraction, the two -Floating-point operands one in Ac and BR. The sum on difference is famed in Ac. The algorithm on be divided into 4 consecutive Parts: -

- 1) check for zero's
- 2) Align the mantissas.
- 3) Add & subtoact the mortissas.
- > A floating-point number that is zero annot be normalized. if this number is used during the computation, the sesult may also be 20010. The olignment of the mantissas must be assignment
- > The flowhart, suppresents if BR is earned to zego, the operation is terminated, with the value in the Ac being the sesult. If AC is earned to zero, we transfer the content of BR Into AC of also complement its sign if the numbers agre to be Subtracted. If neither number is eared to zero, we proceed
  - to algin the mantissas.
- -) The magnitude comparated attached to exponents a 6 b Poorides those outputs that indicate their solution magnitude

> If the two exponents are early, we goto perform the authorities operation. If the exponents are not early the mantissa having the smaller exponent is shifted to the right and its exponent intremented. This possess is repeated until the two exponents agreements.




Fig 10-15 Addition & subtraction of floating-point numbers.


- The magnitude pair is added as subtracted depending on the operation and the signs of the two mantisses. If an overflow occurs when the magnitudes are added, it is tooreferred into flip-flop E.
- ) Ib F is equal to 1, the bit is toursforced into A1 and all other bits of a cone shifted sught. The exponent must be incremented to mountain the correct numbers No underflow may occur in this Couse because the original mantissa that was not shifted during the algorment was already in a normalized Position.
- -) If the magnitudes weene subtracted, the result may be 2010, 05 may have an unlocation. If the mantissa is zero, the entire floating-Point number in the AC is made zerro. otherwise the mantissa must have at least one bit that is equal to 1. The mantisser has an underflow if the most significant bit in possible position Aliso.
- -) = that case, the mantiscr is shifted left & the exponent decremented. The bit in Aijs chected again 8 the process is superated until it is causal to 1. when A1=1, the mantissa is normalized & the operation is completed.

Multiplication: - The multiplication of 6000 floating - point numbers Exequises that we multiply the montissas & add the exponents. No compression of exponents or augment of mantissas is necessary. the multiplication of the mantissas is peorformed in the some way as in -fixed-point to provide a double-psecision psychuck. The double psecision answer is used in fixed-point numbers to income the accuracy of -> The multiplication algorithm can be subdivided into 4 poets:

- ) check the zegos &) add the exponents.

  8) multiply the mantissas 4) normalize the product.

-) step 2 & 3 can be done simultaneously if separate address ordinary are available for the mantissas & exponents.



Fit 10.16 multiplication of floating-point numbers.

The flowchart, sepsesents if either operand is equal to zero, the process continues with the exponent addition.

The exponent of the multiplier is in a letter added is between exponents a leb. It is necessary to townsfer the exponents from a to a, and the two exponents, I townsfer the sum into a. since both exponents are biased by the addition of a constant, the exponent sum will have abunde this bias. The correct biased exponent for the product is obtained by subtracting the bias numbers from the sum.

is checked. If it is a 1, the product is abount normalized. If it is a 0, the mantissa in Aa is shifted left & the exponent decremented.

Note that only one normalization shift is necessary. The multiplies multiplicand were orginally normalized & contained fractions.

I multiplicand were orginally normalized & contained fractions.

The smallest normalized operand is 0.1, so the smallest possible product & 0.01. So normalized operand is 0.1, so the smallest possible.

Division; Floating point division suggisses that the exponents be subtracted of the mantissa divided. The mantissa division is done as in fixed point except that the dividend has a single - poecision mantissa that is placed in the AC. Remember single - poecision mantissa that is placed in the AC. Remember that the mantissa dividend is a foraction of not an integer.

-) F81 integer suppresentation, a single-precision dividend must be placed in sugister a & suggester A must be cleared.


- The zego's in A are to the left of the bindry

  Point and have no significance. In focusion superesentation,

  a single psecision dividend is placed in suggister A and

  suggister a is cleared. The zeros in a casto the sight

  of the bindry point and have no significance.
- The check for divide-overflow is the same as infixed-point supposes entation. For normalized operands this is a sufficient operation to ensure that no mantisses divide-overflow will operation to ensure that no mantisses divide-overflow will occur. The operation above is separated as a dividend alignment
- The division of two normalised operations. Prooting-point numbers will always nesult in a normalised quotient provided that a dividend alginment is coorded out before the division.
- -) The division algorithm can be subdivided into five pasts:
  - 1) check 187 2090s.
  - 2) Initialité segisters & evaluate the sign
  - 3) Align the dividend.
- 4) subtoact the exponents
- 5) Divide the montissons.
- The divisor is zero, it indicates an attempt to divide by zero, which is an illegal operation. The operation is terminated with an errorer message. An alternative percedual would be to set the quotient in an to the most positive number possible or to the most negative possible.



- node zero & the operation terminates.
- Figure operands are not zero) we proved to determine the sign of the autotient and store it in the Theson of the dividend in As is left unchanged to be the sign of the remainder. The se progistery is absorbed to the seawance counter so is set to a number of bits in the autotient.
- The two footions are compared by a subtoaction test. The copy in E determines their relative magnitude. The devidend footion is sustanted to its original value by adding the divisor. If A > B, it is necessary to shift A once to the suight & incomment the dividend exponent. Since both operands age normalized, this alignment ensure that A < B.
- -) Next, the divises exponent is subtoacted from the dividend exponent. Since both exponents were originally biased, the subtoaction operation gives the difference without the bias. The bias is then orded of the sesult toansferred into of because the arustent is followed in the.
- The magnitudes of the mantisons are divided as in the fixed-point case. After the operation, the mantissa quotient resides in a & the semainder in A.
- -) The serrounder on be converted to a noomalized focation by subtracting on from the dividend exponent & by shift of subtracting on the bit in Ai is equal 1.

Decimal Arithmetic Unit:— The user of a computer property of a computer of an arithmetic operations with binary data. To feether arithmetic operations with decimal data, it is necessary to convert the input decimal numbers to binary to perform to convert the input decimal numbers to binary to perform all calculations with binary numbers, of to convert the all calculations with binary numbers, of the convert of applications geographical a long number of calculations of applications geographical a long number of calculations of applications geographical around of input of output data.

- -) Electronic calculators invasciably use an internal decimal oscithatic unit, since inputs & autputs are frequent. There does not seem to be a season fly converting the teyboard input numbers to biroly & organ converting the displayed input numbers to biroly & organ converting the legislation of the first numbers and first numbers are a longer than the organ converting the legislation of t
- -) A decimal anithmetic unit is a digital function that
  Postoms decimal microoperations. It can odd or subtract decimal
  numbers, usually by formatting the 9's or ro's complement of
  the subtrackerd.

BCD Adder; - consider the arithmetic addition of two decimal digits in ECP, together with a passible coery from decimal digits in ECP, together with a passible coery from a possible stage since each input digit does not exceed 9, the a possible same a possible coery from a possible coe

adder. The adder will form the sum in binary & padule a susual that may sharp from otola.




Fig 10:8 Block diagram of BCD added.

by symbols k, 28, 24, 22 and 21. kis the coord the by symbols k, 28, 24, 22 and 21. kis the coord the letter 2 supresent the weights 8,4,2 &1 subscripts under the letter 2 supresent the weights 8,4,2 &1 that can be assigned to the four bits in the BCD code.

The first column in the table lists the binary sums as they appears in the autputs of a 4-bit binary adder. The output sum of two decimal numbers must be represented output sum of two decimal numbers must be represented in BCD & should appears in the form listed in the Second column of the table.

- The problem is to find a simple suite by which the birdy number in the first column on be converted to the correct BCD digit sepsesentation of number in the second column.
- ) when the binday sum is earnal to or less than 1001, the consespond ing BCD numbers is identical & therefore no conversion is needed.
- -> when the binday number is sum is greaten than 1001, we obtain a norvalid BCD supersortation.
- ) one method of ording decimal numbers in Bas would be to employ one 4-bit broay adders and perform the authoretic operation one digit at a time, the low-order pain of 1200 digits is first added to produce a broay sum. If the secult is earl or greater than 1010) it is consected by adding one to the binday sum.
- > The conduttion for a consection for and an output -cooryon be expressed by the Booloon function.

# C= Kf 2824+282Q.

when C=1, it is necessary to add only to the birday sum & Paramile on output - wary for the next stage,

- -) A BCD added is a circuit that adds two BCD digits in populal and psinduces a sum digit also in BCD. A BCD added must include the consection logic in its internal constauction. To odd o 110 to the binoay symilise use a second 4-bit binoay adders.
- -) In diagram shows the black diagram, of BCD adder, the two decimal digits, together with the input-casey, one first added in the, top 4-bit binary added to pacethe binary 1
- -) when the output-casery is equal to 'o', nothing is added to the binary sum. when it is earnal to 1, binary 0110 is added to the binoon sum though the bottom 4-bit binoon added, added.

Binary sum = 1					-	BLD Sum					
_	20	74	22	7-1		Sg	54	52	51	pecimal	
0	0	0	0	0	0	0	0	0	0	0	
0	O	0	0	1	0	0	0	O	1	1	
0	0	0	1	0	0		•	i	0	2	
0	0	0	1			0	0		1	3	
0	0	1	O	0	0	,0	0	•			
0	Ö	1	0	1	0	0	1	0	0	4	
				٠	0	0	1	0	1	2	
0	0	١,	, 1	0	0	0	. 1	٠ ١	0	6	
0	0	1	1	A PO	0	0	Ý	1 :	1	7	
0	1	0	0	0	0	1	0	0	0	8	
0	1	0	60	15	0	1	0	0	١	9	

Table 10:4 assaluation of BCD Addes.

- may be ignored, since it supplies information already available in the output-casely torninal.
- ec) added stages with the output coasy from one stage connected to the input coasy of the next higher codes stage.

BCD subtraction: It is more economical to person the subtraction by taking the als or is complement of the subtraction by taking the als or is complement of the subtraction. It addry it to the minuid. Since the BCD is not a self-completing ting code, the als complement cornet be obtained by complementing, they code, the als complement cornet be obtained by a circuit that each bit in the code. It must be formed by a circuit that subtracts each BCD digit from 9.

The 91's complement of a decinal digit separated in BCD may be obtained by complementing the bits in the coded separatein of the digit provided a correction is included.


- binary 1010 (decimal 10) is added to each complemented digit & the correct discounted after each addition.
- to obtain 1000. Adding broomy 1010 & discooding the values carryle use obtain 1000 (decimal 2).
  - each bit ob a 4-bit binary number 'N' is identical to the subtraction of the number from 1111 (decimal 15).
  - -) Adding the binary constraint of decimal 10 gives 15-N+10=9-N+10 ent 16 significs the easy that is discognided, so the sesult is 9-Al
  - dives 15-(N+6)=9-N as seawised.
  - a combinational ciencuit. when this ciencuit is attached too BCD adder, the secult is a BCD adder subtractor.
  - ) Let the Subtoahond or (addend) digit be denoted by the four binoay variables Be, B4, B2 &B1. Let u be a mode bit that controls the add[subtoact operation. when u=0, the two digits are added; when u=1, the digits are subtoacted.
  - -) let the binary variables x81x41x2 &x1 be the outputs of the 9s complemented circuit. By should always be complemented; B2 is always the same in the 9s complement as in the original digit; x4 is it when exclusive-or of B2 & B4 is it.

- And or8 is it when B&B 4 B2 = 000. The Boolean functions for the 9's complemented assent are

> 261 = B1M'+ B1M 22 = B2 24 = B4M+ (B4B2+B4B2) M 28 = B8M'+ B8B4B2M.

from these equations we see that a=B when M=0. When Mcl, the a outputs produce the q's complement of B.

Decimal Abithmetic oppositions: The algorithms for coefficients with decimal data one similar to the algorithms for the corresponding operations with binary data. Appointment of the corresponding operations with binary data. In fact, except for a slight modification in the multiplication of division algorithms, the some flowboarts can be used for both division algorithms, the some flowboarts can be used for both division algorithms, the some flowboarts can be used for both division algorithms, the some flowboarts can be used for both division algorithms, the some flowboarts can be used for both agriculture of data provided that we interpret the microoperation appropriate. Decimal numbers in BCD are stored in computer acquisiters in groups of four bits. Each 4-bit group suppresents acquisiters in groups of four bits. Each 4-bit group suppresents acquisiters in groups of four bits.



Operthmetic microoperations but give them a dibboant interpretation. As shown in table below 1 or bar over the neglister letter symbol the decimal number street in decimal number street number street

Symbolic Designation

At AtB Add decimal numbers & toursfor sum into A

g's complement of B

At AtB+1 content of A plus 10's complement of B into A

Therefore BCD numbers in AL

desiral shift right register A


Decimal shift left register A


Thus for decimal numbers the symbol AZ A+B+1 denotes a toonsfeer of the decimal sum formed by odding the original content A+O 10's complement of B.

Trospending to decomenting a suggister is the some for binary and decimal except for the number of states that the suggister is allowed to have. A binary countery goes though 16 states; from cook to 1111, when incoemented. A decimal countergoes though 10 states from cook to lool & back to cook; since 9 is the last count. Similarly, a binary counter sequences from 1111 to cook when decomented. A decimal countergoes from 1001 to cook.

- Addition & subtraction;— The algorithm for addition and subtraction of binary squed-magnitude numbers applies also to decimal signed-magnitudes numbers provided that we interpret the microperation symbols in the proper names. Similarly the algorithm microperation symbols in the proper names, similarly the algorithm of binary signed-2's complement numbers applies to decimal signed-10's complement numbers.
- The binary data must employ a binary outless and a complementary.

  The decimal data must employ a decimal asithmetic unit capable of adding two BCD numbers & formatting the as complement of the subtrahend, as shown in figure one stage of a decimal asithmetic unit.
- -) Decimal data can be orded in those different ways, the parallel method uses a decimal assistmetic unit composed of as many BCD address as there are digits in the number. The sum is remed in parallel & sayuises only one microoperation.
- To digit -serial bit-popular mothod, the digits are applied to a single BCD added serially, while the bits of each coded digit are toonsferred in parallel. The sum is formed by shifting the decimal numbers through the BCD added one at a time.
- ions, one for each decimal shift. In all the social adders, the bits one Shifted one at a time trough a full-adders.
- ) the binary sum formed after four shifts must be coorened into a valid BCD digit.





b) Digit-Segual, bit-parallel decimal addition.





Figure 10.20 Three ways of adding decimal numbers.

-) The Pavallel method is fast but seawises a large number of addons. The digit-senial bit-popular method seawises only one ext adden, which is should by an the digits. -) It is slower bon the parallel method because of the time acquired to shift the digits. The all social method sequires a minimum amount of equipment but is neey slow. multiplication: The multiplication of fixed-point decimal number is similarly to binary except 18, the way the partial pooducts are formed. A decimal multiplier has digits that marge in value from 0 to 9, whoseas a binagy multiplier has only 0 & 1 digits. -) In the birary case, the multiplicand is added to the partial parduct if the multiplier bit is 1. For the decimal cose, the multiplicand must be multiplied by the digit multiplies & the Dresult added to the partial pooduct. -) This operation can be occompaished by adding the multiplicand to the paramet partial product a number of times equal to the value of the multiplies digit.



10.21 Registers for decimal authmetic multiplication & Division.

multiplication. we are assuming here four-digit numbers with each digit occupying 4 bits, to a total of 16 bits to each number.

There are these engisters, A,B & A, each revise a coorsporting 5ign flip-flop As, Bs, & As-Registers A&B have four more bits designated by Ae & Be that provide an extension of one more digit, to the engisters. The BCD coeffmetic unit adds the five digits in possible & places the sumin the five-digit A sugisters. The end-casely goes to flip-flop E.




Fig 10:22 Flowchoat - for decimal multiplication.

on his coming from momory consists of 17 pin one bit (the sign) is tourspersed to Bs & the magnitude of the operand is placed in the lower 16 bits of B. Both Be & As are cleaved initially. The sesult of the operation is also 17 bits long & does not use the Ac part of the A registe

-) the decimal multiplication algorithm shown in diagram.

-) Initially, the entire A register & Be are deared & the Sequence counter scis set to a number k earnal to the number of digits in the multiplier. The low-order digit of the multiplies in QL is checked. If it is not equal to o, the multiplicand in B 15 added to the Partial paraduct in A one &


-) QL is cheered again of the process is seperated until It is equal to 'o'. For this way, the multiplicand in B is added to the poetial product a number of times equal to the multiplier dégit. Any temposary overflow digit will reside in

Are & on sange in value foom o to 9.

-) Next, the poweral paroduct & the multiplier are shifted one e to the sught. This places 2000 in the & townsteens the next multiplies apposent into BL. The process is then seperated K times to film a double - largeth paroduct in Aa.

obivision; - Decimal division is similar to binary division except of course that the amotient digits may have any of the 10 values from 0 to 9. In the sestrong division method, the divisor is substacted from the dividend or partial semainder as many times as necessary until a regative semaindes sesults.

divises. The digit in the quotient seflects the number of subtractions up to but excluding the one that acced the negative difference.



The decimal division algorithm is similar to the algorithm with binoay data except for the way the auctient bits are formed. The dividend (or partial semainder) is shifted to the left, with its most significent digit placed in Ae.

-) The division than subtracted by ordding its los complement value is .

Value. Since Be is initially closued, its complement value is .

9 as sequised. The cossy in E determines solutive magnitude of ABB.

- The Feo, it signifies that A-B. In this case the divisor is actled to sestone the poutial semainder & Or stays at 0. If Fellit signifies that AZB. The austient digit in Or is incremented once of the divisor subtracted again.
- a regative dibberence which is accognized by E being o.
- but the divisor is added to the sestate the positive serrounder this way, the quotient digits is made earal to the number of times that the positive serrounder number of times that the positive semainders "goes" number of times that the positive semainders "goes" into the divisor.

MRITS

# **Input-Output organization**

#### Peripheral devices

- In addition to the processor and a set of memory modules, the third key element of a computer system is a set of input-output subsystem referred to as I/O, provides an efficient mode of communication between the central system and the outside environment.
- Programs and data must be entered into computer memory for processing and results obtained from computations must be recorded or displayed for the user.
- Devices that are under the direct control of the computer are said to be connected online. These devices are designed to read information into or out of the memory unit upon command from CPU.
- Input or output devices attached to the computer are also called peripherals.
- Among the most common peripherals are keyboards, display units, and printers.
- Perhaps those provide auxiliary storage for the systems are magnetic disks and tapes.
- Peripherals are electromechanical and electromagnetic devices of some complexity.
- We can broadly classify peripheral devices into three categories:
  - Human Readable: Communicating with the computer users, e.g. video display terminal, printers etc.
  - Machine Readable: Communicating with equipments, e.g. magnetic disk, magnetic tape, sensor, actuators used in robotics etc.
  - o **Communication**: Communicating with remote devices means exchanging data with that, e.g. modem, NIC (network interface Card) etc.




Fig: Block diagram of Peripheral device

- Control signals determine the function that the device will perform such as send data to I/O module, accept data from I/O module.
- Status signals indicate the state of the device i.e. device is ready or not.
- Data bits are actual data transformation.

## **Computer Organization and Architecture**

- Control logic associated with the device controls the device's operation in response to direction from the I/O module.
- The transducer converts data from electrical to other forms of energy during output and from other forms to electrical during input.
- Buffer is associated with the transducer to temporarily hold data being transferred between the I/O module and external devices i.e. peripheral environment.

### **Input Device**

- Keyboard
- Optical input devices
  - o Card Reader
  - Paper Tape Reader
  - Optical Character Recognition (OCR)
  - o Optical Bar code reader (OBR)
  - o Digitizer
  - Optical Mark Reader
- Magnetic Input Devices
  - o Magnetic Stripe Reader
  - o Magnetic Ink Character Recognition (MICR)
- Screen Input Devices
  - Touch Screen
  - Light Pen
  - Mouse
- Analog Input Devices

#### **Output Device**

- Card Puncher, Paper Tape Puncher
- Monitor (CRT, LCD, LED)
- Printer (Impact, Ink Jet, Laser, Dot Matrix)
- Plotter
- Analog
- Voice

#### I/O modules

• I/O modules interface to the system bus or central switch (CPU and Memory), interfaces and controls to one or more peripheral devices. I/O operations are accomplished through a wide assortment of external devices that provide a means of exchanging data between external environment and computer by a link to an I/O module. The link is used to exchange control status and data between I/O module and the external devices.




Fig: Model of I/O module

- Peripherals are not directly connected to the system bus instead an I/O module is used which contains logic for performing a communication between the peripherals and the system bus. The reasons due to which peripherals do not directly connected to the system bus are:
  - There are a wide variety of peripherals with various methods of operation. It would be impractical to incorporate the necessary logic within the processor to control a range of devices.
  - o The data transfer rate of peripherals is often much slower than that of the memory or processor. Thus, it is impractical to use high speed system bus to communicate directly with a peripheral and vice versa.
  - o Peripherals often use different data format and word length than the computer to which they are connected.
- Thus an I/O module is required which performs two major functions.
  - Interface to the processor and memory via the system bus
  - Interface to one or more peripherals by tailored data links

#### I/O Module Functions

• The I/O module is a special hardware component interface between the CPU and peripherals to supervise and synchronize all I/O transformation The detailed functions of I/O modules are;

**Control & Timing**: I/O module includes control and timing to coordinate the flow of traffic between internal resources and external devices. The control of the transfer of data from external devices to processor consists following steps:

- o The processor interrogates the I/O module to check status of the attached device.
- o The I/O module returns the device status.
- o If the device is operational and ready to transmit, the processor requests the transfer of data by means of a command to I/O module.
- o The I/O module obtains the unit of data from the external device.
- The data are transferred from the I/O module to the processor.

**Processor Communication**: I/O module communicates with the processor which involves:

#### **Computer Organization and Architecture**

- o Command decoding: I/O module accepts commands from the processor.
- o Data: Data are exchanged between the processor and I/O module over the bus.
- Status reporting: Peripherals are too slow and it is important to know the status of I/O module.
- Address recognition: I/O module must recognize one unique address for each peripheral it controls.

**Device Communication**: It involves commands, status information and data.

**Data Buffering**: I/O module must be able to operate at both device and memory speeds. If the I/O device operates at a rate higher than the memory access rate, then the I/O module performs data buffering. If I/O devices rate slower than memory, it buffers data so as not to tie up the memory in slower transfer operation.

**Error Detection**: I/O module is responsible for error detection such as mechanical and electrical malfunction reported by device e.g. paper jam, bad ink track & unintentional changes to the bit pattern and transmission error.

#### I/O Module Structure




Fig: Block diagram of I/O Module

- The I/O bus from the processor is attached to all peripheral interfaces
- To communicate with the particular devices, the processor places a device address on the address bus.
- Each interface contains an address decoder that monitors the address line. When the interface detects the particular device address, it activates the path between the data line and devices that it controls.
- At the same time that the address is made available in the address line, the processor provides a function code in the control way includes control command, output data and input data.

#### **I/O Module Decisions**

- Hide or reveal device properties to CPU
- Support multiple or single device

#### **Computer Organization and Architecture**

- Control device functions or leave for CPU
- Also O/S decisions
  - o e.g. Unix treats everything it can as a file

### **Input-Output interface**

- Input-Output interface provides a method for transferring information between internal storage (such as memory and CPU registers) and external I/O devices.
- Peripherals connected to a computer need special communication l nks for interfacing them with the central processing unit.
- The communication link resolves the following *differences* between the computer and peripheral devices.
  - Devices and signals
     Peripherals Electromechanical Devices
     CPU or Memory Electronic Device
  - O Data Transfer Rate
    Peripherals Usually slower
    CPU or Memory Usually faster than peripherals
    Some kinds of Synchronization mechanism may be needed
  - Unit of Information
     Peripherals Byte
     CPU or Memory Word
  - Operating Modes
     Peripherals Autonomous, Asynchronous
     CPU or Memory Synchronous
- To resolve these differences, computer systems include special hardware components (Interfaces) between the CPU and peripherals to supervise and synchronize all input and output interfaces.

#### I/O Bus and Interface Modules

• The I/O bus consists of data lines, address lines and control lines.




Fig: Connection of I/O bus to input-output devices

- Interface performs the following:
  - o Decodes the device address (device code)
  - o Decodes the commands (operation)
  - o Provides signals for the peripheral controller

- Synchronizes the data flow and supervises the transfer rate between peripheral and CPU or Memory
- I/O commands that the interface may receive:
  - o Control command: issued to activate the peripheral and to inform it what to do.
  - Status command: used to test various status conditions in the interface and the peripheral.
  - Output data: causes the interface to respond by transferring data from the bus into one of its registers.
  - o Input data: is the opposite of the data output.

#### I/O versus Memory Bus

- Computer buses can be used to communicate with memory and I/O in three ways:
  - O Use two separate buses, one for memory and other for I/O. In this method, all data, address and control lines would be separate for memory and I/O.
  - O Use one common bus for both memory and I/O but have separate control lines. There is a separate read and write lines; I/O read and I/O write for I/O and memory read and memory write for memory.
  - Use a common bus for memory and I/O with common control line. This I/O configuration is called memory mapped.

#### Isolated I/O versus Memory Mapped I/O


#### Isolated I/O

- o Separate I/O read/write control lines in addition to memory read/write control lines
- Separate (isolated) memory and I/O address spaces
- Distinct input and output instructions

#### Memory-mapped I/O

- A single set of read/write control lines (no distinction between memory and I/O transfer)
- Memory and I/O addresses share the common address space which reduces memory address range available
- No specific input or output instruction so the same memory reference instructions can be used for I/O transfers
- o Considerable flexibility in handling I/O operations


#### **Example of I/O Interface**



- Information in each port can be assigned a meaning depending on the mode of operation of the I/O device
  - o Port A = Data; Port B = Command; Port C = Status
- CPU initializes (loads) each port by transferring a byte to the Control Register
  - o Allows CPU can define the mode of operation of each port
  - o *Programmable Port*: By changing the bits in the control register, it is possible to change the interface characteristics

#### **Modes of transfer**

- Data Transfer between the central computer and I/O devices may be handled in a variety of modes.
- Some modes use CPU as an intermediate path, others transfer the data directly to and from the memory unit.
- Data transfer to and from peripherals may be handled in one of three possible modes.
  - o Programmed I/O
  - o Interrupt Driven I/O
  - Direct Memory Access (DMA)



#### Programmed I/O

- Programmed I/O operations are the result of I/O instructions written in the computer program.
- In programmed I/O, each data transfer in initiated by the instructions in the CPU and hence the CPU is in the continuous monitoring of the interface.
- Input instruction is used to transfer data from I/O device to CPU, store instruction is used to transfer data from CPU to memory and output instruction is used to transfer data from CPU to I/O device.
- This technique is generally used in very slow speed computer and is not a efficient method if the speed of the CPU and I/O is differen.




Fig: Data transfer from I/O device to CPU

- I/O device places the data on the I/O bus and enables its data valid signal
- The interface accepts the data in the data register and sets the F bit of status register and also enables the data accepted signal.
- Data valid line is disables by I/O device.
- CPU is in a continuous monitoring of the interface in which it checks the F bit of the status register.
  - o If it is set i.e. 1, then the CPU reads the data from data register and sets F bit to zero
  - If it is reset i.e. 0, then the CPU remains monitoring the interface.
- Interface disables the data accepted signal and the system goes to initial state where next item of data is placed on the data bus.




Fig: Flowchart for CPU program to input data

#### **Characteristics:**

- Continuous CPU involvement
- CPU slowed down to I/O speed
- Simple
- Least hardware

**Polling, or polled operation, in** computer science, refers to actively sampling the status of an external device by a client program as a synchronous activity. Polling is most often used in terms of input/output (I/O), and is also referred to as **polled I/O or software driven I/O.** 

#### **Interrupt-driven I/O**

- Polling takes valuable CPU time
- Open communication only when some data has to be passed -> *Interrupt*.
- I/O interface, instead of the CPU, monitors the I/O device
- When the interface determines that the I/O device is ready for data transfer, it generates an *Interrupt Request* to the CPU
- Upon detecting an interrupt, CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing


The problem with programmed I/O is that the processor has to wait a long time for the I/O module of concern to be ready for either reception or transmission of data. The processor, while waiting, must repeatedly interrogate the status of the I/O module. As a result, the level of the performance of the entire system is severely degraded. An alternative is for the processor to issue an I/O command to a module and then go on to do some other useful work. The I/O module will then interrupt the processor to request service when it is ready to exchange data with processor. The processor then executes the data transfer, and then resumes its former processing. The interrupt can be initiated either by software or by hardware.

#### Interrupt Driven I/O basic operation

- CPU issues read command
- I/O module gets data from peripheral whilst CPU does other work
- I/O module interrupts CPU
- CPU requests data
- I/O module transfers data

#### **Interrupt Processing from CPU viewpoint**

- Issue read command
- Do other work
- Check for interrupt at end of each instruction cycle
- If interrupted:-
  - Save context (registers)
  - o Process interrupt
  - o Fetch data & store



#### **Priority Interrupt**

- Determines which interrupt is to be served first when two or more requests are made simultaneously
- Also determines which interrupts are permitted to interrupt the computer while another is being serviced
- Higher priority interrupts can make requests while servicing a lower priority interrupt

#### **Priority Interrupt by Software (Polling)**

- Priority is established by the order of polling the devices (interrupt sources), that is identify the highest-priority source by software means
- One common branch address is used for all interrupts
- Program polls the interrupt sources in sequence
- The highest-priority source is tested first
- Flexible since it is established by software
- Low cost since it needs a very little hardware
- Very slow

#### **Priority Interrupt by Hardware**

- Require a priority interrupt manager which accepts all the interrupt requests to determine the highest priority request
- Fast since identification of the highest priority interrupt request is identified by the hardware
- Fast since each interrupt source has its own interrupt vector to access directly to its own service routine

#### 1. Daisy Chain Priority (Serial)




Fig: Daisy Chain priority Interrupt

- Interrupt Request from any device
- CPU responds by INTACK
- Any device receives signal(INTACK) at PI puts the VAD on the bus
- Among interrupt requesting devices the only device which is physically closest to CPU gets INTACK and it blocks INTACK to propagate to the next device




Fig: One stage of Daisy chain priority arrangement

#### 2. Parallel Priority




Fig: Parallel priority interrupts hardware

- IEN: Set or Clear by instructions ION or IOF
- IST: Represents an unmasked interrupt has occurred. INTACK enables tristate Bus Buffer to load VAD generated by the Priority Logic
- Interrupt Register:
  - Each bit is associated with an Interrupt Request from different Interrupt Source different priority level
  - o Each bit can be cleared by a program instruction
- Mask Register:
  - Mask Register is associated with Interrupt Register
  - O Each bit can be set or cleared by an Instruction

#### **Priority Encoder**

• Determines the highest priority interrupt when more than one interrupts take place

Inputs			Outputs					
I <sub>o</sub>		ı	2	I <sub>3</sub> —	X	У	IST	Boolean functions
1	d 1	d	d		0	0	1	
0	0	1	d		1	0	1	$X = I_0$ , $I_1$
0	0	0	1		1	1	1	$y = l_0' l_1 + l_0' l_2'$
0	0	0	0		d	d	0	$(IST) = I_0 + I_1 + I_2 + I_3$

Fig: Priority Encoder Truth Table

#### **Interrupt Cycle**

At the end of each Ins ruction cycle

- CPU checks IEN and IST
- If IEN and IST = 1, CPU -> Interrupt Cycle
  - $\circ$  SP ← SP 1; Decrement stack pointer
  - o M[SP]  $\leftarrow$  PC; Push PC into stack
  - o INTACK ← 1; Enable interrupt acknowledge
  - o PC ← VAD; Transfer vector address to PC
  - IEN  $\leftarrow$  0; Disable further interrupts
  - o Go To Fetch to execute the first instruction in the in errupt service routine

#### **Direct Memory access**

- Large blocks of data transferred at a high speed to or from high speed devices, magnetic drums, disks, tapes, etc.
- DMA controller Interface that provides I/O transfer of data directly to and from the memory and the I/O device
- CPU initializes the DMA controller by sending a memory address and the number of words to be transferred
- Actual transfer of data is done directly between the device and memory through DMA controller -> Freeing CPU for other tasks

The transfer of data between the peripheral and memory without the interaction of CPU and letting the peripheral device manage the memory bus directly is termed as Direct Memory Access (DMA).




Fig: CPU bus signal for DMA transfer

The two control signals Bus Request and Bus Grant are used to fascinate the DMA transfer. The bus request input is used by the DMA controller to request the CPU for the control of the buses. When BR signal is high, the CPU terminates the execution of the current instructions and then places the address, data, read and write lines to the high impedance state and sends the bus grant signal. The DMA controller now takes the control of the buses and transfers the data directly between memory and I/O without processor interaction. When the transfer is completed, the bus request signal is made low by DMA. In response to which CPU disables the bus grant and again CPU takes the control of address, data, read and write lines.

The transfer of data between the memory and I/O of course facilitates in two ways which are DMA Burst and Cycle Stealing.

**DMA Burst**: The block of data consisting a number of memory words is transferred at a time.

**Cycle Stealing**: DMA transfers one data word at a time after which it must return control of the buses to the CPU.

- CPU is usually much faster than I/O (DMA), thus CPU uses the most of the memory cycles
- DMA Controller steals the memory cycles from CPU
- For those stolen cycles, CPU remains idle
- For those slow CPU, DMA Controller may steal most of the memory cycles which may cause CPU remain idle long time

#### **DMA Controller**

The DMA controller communicates with the CPU through the data bus and control lines. DMA select signal is used for selecting the controller, the register select is for selecting the register. When the bus grant signal is zero, the CPU communicates through the data bus to read or write into the DMA register. When bus grant is one, the DMA controller takes the control of buses and transfers the data between the memory and I/O.




Fig: Block diagram of DMA controller

The address register specifies the desired location of the memory which is incremented after each word is transferred to the memory. The word count register holds the number of words to be transferred which is decremented after each transfer until it is zero. When it is zero, it indicates the end of transfer. After which the bus grant signal from CPU is made low and CPU returns to its normal operation. The control register specifies the mode of transfer which is Read or Write.

#### **DMA Transfer**

• DMA request signal is given from I/O device to DMA controller.

- DMA sends the bus request signal to CPU in response to which CPU disables its current instructions and initialize the DMA by sending the following information.
  - The starting address of the memory block where the data are available (for read) and where data to be stored (for write)
  - o The word count which is the number of words in the memory block
  - Control to specify the mode of transfer
  - o Sends a bust grant as 1 so that DMA controller can take the control of the buses
  - DMA sends the DMA acknowledge signal in response to which peripheral device puts the words in the data bus (for write) or receives a word from the data bus (for read).




Fig: DMA transfer in a computer system

#### **DMA Operation**

- CPU tells DMA controller:
  - o Read/Write
  - o Device address
  - Starting address of memory block for data
  - Amount of data to be transferred
- CPU carries on with other work
- DMA controller deals with transfer
- DMA controller sends interrupt when finished

#### I/O Processors

- Processor with direct memory access capability that communicates with I/O devices
- Channel accesses memory by cycle stealing

- Channel can execute a Channel Program
- Stored in the main memory
- Consists of Channel Command Word(CCW)
- Each CCW specifies the parameters needed by the channel to control the I/O devices and perform data transfer operations
- CPU initiates the channel by executing a channel I/O class instruction and once initiated, channel operates independently of the CPU

A computer may incorporate one or more external processors and assign them the task of communicating directly with the I/O devices so that no each interface need to communicate with the CPU. An I/O processor (IOP) is a processor with direct memory access capability that communicates with I/O devices. IOP instructions are specifically designed to facilitate I/O transfer. The IOP can perform other processing tasks such as arithmetic logic, branching and code translation.





Fig: Block diagram of a computer with I/O Processor

The memory unit occupies a central position and can communicate with each processor by means of direct memory access. The CPU is responsible for processing data needed in the solution of computational tasks. The IOP provides a path for transferring data between various peripheral devices and memory unit.

In most computer systems, the CPU is the master while the IOP is a slave processor. The CPU initiates the IOP and after which the IOP operates independent of CPU and transfer data between the peripheral and memory. For example, the IOP receives 5 bytes from an input device at the device rate and bit capacity. After which the IOP packs them into one block of 40 bits and transfer them to memory. Similarly the O/P word transfer from memory to IOP is directed from the IOP to the O/P device at the device rate and bit capacity.

#### **CPU – IOP Communication**

The memory unit acts as a message center where each processor leaves information for the other. The operation of typical IOP is appreciated with the example by which the CPU and IOP communication.



- The CPU sends an instruction to test the IOP path.
- The IOP responds by inserting a status word in memory for the CPU to check.
- The bits of the status word indicate the condition of the IOP and I/O device, such as IOP overload condition, device busy with another transfer or device ready for I/O transfer.
- The CPU refers to the status word in in memory to decide what to do next.
- If all right up to this, the CPU sends the instruction to start I/O transfer.
- The CPU now continues with another program while IOP is busy with I/O program.
- When IOP terminates the execution, it sends an interrupt request to CPU.
- CPU responds by issuing an instruction to read the status from the IOP.
- IOP responds by placing the contents to its status report into specified memory location.
- Status word indicates whether the transfer has been completed or with error.

#### **Data Communication Processor**

- Distributes and collects data from many remote terminals connected through telephone and other communication lines.
- Transmission:
  - Synchronous
  - o Asynchronous
- Transmission Error:
  - o Parity
  - Checksum
  - o Cyclic Redundancy Check

- Longitudinal Redundancy Check
- Transmission Modes:
  - Simples
  - Half Duplex
  - o Full Duplex
- Data Link & Protocol

A data communication (command) processor is an I/O processor that distributes and collects data from remote terminals connected through telephone and other communication lines. In processor communication, processor communicates with the I/O device through a common bus i.e. data and control with sharing by each peripherals. In data communication, processor communicates with each terminal through a single pair of wires.

The way that remote terminals are connected to a data communication processor is via telephone lines or other public or private communication facilities. The data communication may be either through synchronous transmission or through asynchronous transmission. One of the functions of data communication processor is check for transmission errors. An error can be detected by checking the parity in each character received. The other ways are checksum, longitudinal redundancy check (LRC) and cyclic redundancy check (CRC).

Data can be transmitted between two points through three different modes. First is simplex where data can be transmitted in only one direction such as TV broadcasting. Second is half duplex where data can be transmitted in both directions at a time such as walkie-talkie. The third is full duplex where data can be transmitted in both directions simultaneously such as telephone.

The communication lines, modems and other equipment used in the transmission of information between two or more stations is called data link. The orderly transfer of information in a data link is accomplished by means of a protocol.


# Memory Hierarchy

**Memory** is used for storing programs and data that are required to perform a specific task.

For CPU to operate at its maximum speed, it required an uninterrupted and high speed access to these **memories** that contain programs and data. Some of the criteria need to be taken into consideration while deciding which **memory** is to be used:

- Cost
- Speed
- Memory access time
- Data transfer rate, Reliability

### How Memories attached to CPU



#### COMPUTER ORGANIZATION AND ARCHITECTURE

A computer system contains various types of memories like auxiliary memory, cache memory, and main memory.

#### Auxiliary Memory

The auxiliary memory is at the bottom and is not connected with the CPU directly. However, being slow, it is present in large volume in the system due to its low pricing. This memory is basically used for storing the programs that are not needed in the main memory. This helps in freeing the main memory which can be utilized by other programs that needs main memory. The main function of this memory is to provide parallel searching that can be used for performing a search on an entire word.

#### Main Memory

The main memory is at the second level of the hierarchy. Due to its direct connection with the CPU, it is also known as central memory. The main memory holds the data and the programs that are needed by the CPU. The main memory mainly consists of RAM, which is available in static and dynamic mode.


#### Cache Memory

Cache memory is at the top level of the memory hierarchy. This is a high speed

#### COMPUTER ORGANIZATION AND ARCHITECTURE

memory used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate. Cache memory is usually placed between the CPU and the main memory.





# Main Memory

- Central storage unit in a computer system
- Large memory
- Made up of Integrated chips
- Types:

RAM (Random access memory)
ROM (Read only memory)

### RAM (Random Access Memory)

Random access memory (RAM) is the best known form of computer memory. RAM is considered "random access" because you can access any memory cell directly if you know the row and column that intersect at that cell.

Types of RAM:-

- Static RAM (SRAM)
- Dynamic RAM (DRAM)

### Static RAM (SRAM)

- a bit of data is stored using the state of a flip-flop.
- Retains value indefinitely, as long as it is kept powered.
- Mostly uses to create cache memory of CPU.
- Faster and more expensive than DRAM.

### Dynamic RAM (DRAM)

- Each cell stores bit with a capacitor and transistor.
- Large storage capacity
- Needs to be refreshed frequently.
- Used to create main memory.

COMPUTER ORGANIZATION AND ARCHITECTURE

Slower and cheaper than SRAM.



### **ROM**

ROM is used for storing programs that are **Permanently** resident in the computer and for tables of constants that do not change in value once the production of the computer is completed

The ROM portion of main memory is needed for storing an initial program called *bootstrap loader*, witch is to start the computer software operating when power is turned on.

There are five basic ROM types:


- ROM Read Only Memory
- PROM Programmable Read Only Memory
- EPROM Erasable Programmable Read Only Memory
- EEPROM Electrically Erasable Programmable Read Only Memory
- Flash EEPROM memory

# RAM and ROM Chips

 A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip when needed

 The Block diagram of a RAM chip is shown next slide, the capacity of the memory is 128 words of 8 bits (one byte) per word


# **RAM**



CS1	CS2	RD	WD	Memory Function	State of data bus
0	0	*	*	Inhibit	High-impedance
0	1	*	*	Inhibit	High-impedance
1	0	0	0	Inhibit	High-impedance
1	0	0	1	Write	Input data to RAM
1	0	1	*	Read	Output data from RAM
1	1	*	*	Inhibit	High-impedance

COMPUTER ORGANIZATION AND ARCHITECTURE

# **ROM**



## Memory Address Map

- Memory Address Map is a pictorial representation of assigned address space for each chip in the system
- To demonstrate an example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM
- The RAM have 128 byte and need seven address lines, where the ROM have 512 bytes and need 9 address lines

#### COMPUTER ORGANIZATION AND ARCHITECTURE


Component	Hexadecimal Address	10	9	8	7	6	5	4	3	2	1
RAM1	0000-007F	0	0	0	*	*	*	*	*	*	*
RAM2	0080-00FF	0	0	1	*	*	*	*	*	*	*
RAM3	0100-017F	0	1	0	*	*	*	*	*	-	*
RAM4	0180-01FF	0	1	1	*	*	*	*	*	*	*
ROM	0200-03FF	1	*	÷	*	*	*	*	*	÷	*



 The hexadecimal address assigns a range of hexadecimal equivalent address for each chip

 Line 8 and 9 represent four distinct binary combination to specify which RAM we chose

 When line 10 is 0, CPU selects a RAM. And when it's 1, it selects the ROM



COMPUTER ORGANIZATION AND ARCHITECTURE

### **Memory connection to the CPU**



# Cache memory

- If the active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced
- Thus reducing the total execution time of the program
- Such a fast small memory is referred to as cache memory
- The cache is the fastest component in the memory hierarchy and approaches the speed of CPU component

- When CPU needs to access memory, the cache is examined
- If the word is found in the cache, it is read from the fast memory
- If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word



 When the CPU refers to memory and finds the word in cache, it is said to produce a hit


Otherwise, it is a miss

 The performance of cache memory is frequently measured in terms of a quantity called hit ratio

Hit ratio = hit / (hit+miss)


- The basic characteristic of cache memory is its fast access time
- Therefore, very little or no time must be wasted when searching the words in the cache
- The transformation of data from main memory to cache memory is referred to as a mapping process, there are three types of mapping:
  - Associative mapping
  - Direct mapping
  - Set-associative mapping

 To help understand the mapping procedure, we have the following example:



# **Associative mapping**


- The fastest and most flexible cache organization uses an associative memory
- The associative memory stores both the address and data of the memory word
- This permits any location in cache to store ant word from main memory
- The address value of 15 bits is shown as a fivedigit octal number and its corresponding 12bit word is shown as a four-digit octal number



- A CPU address of 15 bits is places in the argument register and the associative memory us searched for a matching address
- If the address is found, the corresponding 12bits data is read and sent to the CPU
- If not, the main memory is accessed for the word
- If the cache is full, an address-data pair must be displaced to make room for a pair that is needed and not presently in the cache

# **Direct Mapping**

- Associative memory is expensive compared to RAM
- In general case, there are 2<sup>k</sup> words in cache memory and 2<sup>n</sup> words in main memory (in our case, k=9, n=15)
- The n bit memory address is divided into two fields: k-bits for the index and n-k bits for the tag field



Addressing relationships between main and cache memories

Memory Address	Memory Data		ndex Address	Tag	Data
00000	1220	OF TECHNOLOGY	000	00	1220
		1	11	01	2222
00777 01000	2340 3450				
01111	2222	MRITS	777	02	6710
01777 02000	4560 5670	RAGACCREDITE			
02777	6710	MRITE			

# **Set-Associative Mapping**

 The disadvantage of direct mapping is that two words with the same index in their address but with different tag values cannot reside in cache memory at the same time

 Set-Associative Mapping is an improvement over the direct-mapping in that each word of cache can store two or more word of memory

# under the same index address



Memory Address	Memory Data		Index Address	Tag	Data	Tag	Data
00000	1220	SEA	000	01	3450	02	5670
			111	01	2222		
00777 01000	2340 3450	A STATE OF		CIENCE	STEP		
01111	2222		777	02	6710	00	2340
01777 02000	4560 5670						
		व्यक्ति ।					
02777	6710						

- Each index address refers to two data words and their associated tags
- Each tag requires six bits and each data word has 12 bits, so the word length is 2\*(6+12) = 36 bits



#### **UNIT-5**

**Reduced Set Instruction Set Architecture (RISC)** – The main idea behind is to make hardware simpler by using an instruction set composed of a few basic steps for loading, evaluating and storing operations just like a load command will load data, store command will store the data.

Complex Instruction Set Architecture (CISC) — The main idea is that a single instruction will do all loading, evaluating and storing operations just like a multiplication command will do stuff like loading data, evaluating and storing it, hence it's complex.

Both approaches try to increase the CPU performance

- RISC: Reduce the cycles per instruction at the cost of the number of instructions per program.
- CISC: The CISC approach attempts to minimize the number of instructions per program but at the cost of increase in number of cycles per instruction.

$$CPUTime = \frac{Seconds}{Program} = \frac{Instructions}{Program} X \frac{Cycles}{Instructions} X \frac{Seconds}{Cycle}$$

Earlier when programming was done using assembly language, a need was felt to make instruction do more task because programming in assembly was tedious and error prone due to which CISC architecture evolved but with up rise of high level language dependency on assembly reduced RISC architecture prevailed.

#### Characteristic of RISC –

- 1. Simpler instruction, hence simple instruction decoding.
- 2. Instruction come under size of one word.
- 3. Instruction take single clock cycle to get executed.
- 4. More number of general purpose register.
- 5. Simple Addressing Modes.
- 6. Less Data types.
- 7. Pipeline can be achieved.

#### Characteristic of CISC -

- 1. Complex instruction, hence complex instruction decoding.
- 2. Instruction are larger than one word size.

- 3. Instruction may take more than single clock cycle to get executed.
- 4. Less number of general purpose register as operation get performed in memory itself.
- 5. Complex Addressing Modes.
- 6. More Data types.

Difference -

**RISC** 

**Example** – Suppose we have to add two 8-bit number:

- **CISC approach:** There will be a single command or instruction for this like ADD which will perform the task.
- **RISC approach:** Here programmer will write first load command to load data in registers then it will use suitable operator and then it will store result in desired location.

So, add operation is divided into parts i.e. load, operate, store due to which RISC programs are longer and require more memory to get stored but require less transistors due to less complex command.

CISC

Focus on software	Focus on hardware
	Uses both hardwired and micro
Uses only Hardwired control unit	programmed control unit
	Transistors are used for storing
Transistors are used for more	complex
registers	Instructions
Fixed sized instructions	Variable sized instructions
Can perform only Register to	Can perform REG to REG or REG to

RISC

Register Arithmetic operations	MEM or MEM to MEM
Requires more number of registers	Requires less number of registers
Code size is large	Code size is small
A instruction execute in single clock	Instruction take more than one clock
cycle	cycle
A instruction fit in one word	Instruction are larger than size of one

CISC

The general definition of a processor or a microprocessor is: A small chip that is placed inside computer as well as other electronic devices.

In very simple terms, the main job a processor is to receive input and then provide the appropriate output (depending on the input).

Modern day processors, have become so advanced that they can handle trillions of calculations per second, increasing efficiency and performance.

Both RISC and CISC architectures have been developed largely as a breakthrough to cover the semantic gap. The semantic gap, is the gap which is present between machine language and high level language.

Therefore the main objective of creating these two architectures is to improve the efficiency of software development, and by doing so, there has been several programming languages which have been developed as a result, such as Ada, C++, C, and Java etc.

These programming languages provide a high level of power and abstraction.

Therefore to allow for efficient compilation of these high level language programs, RISC and CISC are used.

What are RISC processors?


Reduced Instruction Set Computer (RISC), is a type of computer architecture which operates on small, highly optimised set of instructions, instead of a more specialised set of instructions, which can be found in other types of architectures. This architecture means that the computer microprocessor will have fewer cycles per instruction.

The word "Reduced Instruction Set" may be incorrectly interpreted to refer to "reduced number of instructions". Though this is not the case, the term actually means that the amount of work done by each instruction is decreased in terms of number of cycles.

Due to the design of Alan Turing 1946 Automatic Computing Engine, it had many characteristics that resembled RISC architecture, furthermore many traits of RISC architectures were seen in the 1960s due to them embodying the load/store approach.

That being said the term RISC had first been used by David Patterson of "Berkeley RISC project", who is considered to be a pioneer in his RISC processor designs. Patterson is currently the Vice Chair of Board of Directors of the RISC-V Foundation.

A RICS chip doesn't require many transistors, which makes them less costly to design and to produce. One of RISCs main characteristics is that the instruction set contains relatively simple and basic instruction from which more complex instructions can be produced.



Some the terminology which can be handy to understand:

- LOAD: Moves data from the memory bank to a register.
- **PROD:** Finds product of two operands located within the register.
- STORE: Moves data from a register to the memory banks.

Addressing modes: An address mode is an aspect of instruction set architecture in most CPU designs.

- The RISC architecture utilises simple instructions.
- RISC synthesises complex data types and supports few simple data types.
- RISC makes use of simple addressing modes and fixed length instructions for pipelining.
- RISC allows any register to be used in any context.
- RISC has only one cycle for execution time.
- The work load of a computer that has to be performed is reduced by operating the "LOAD" and "STORE" instructions.
- RISC prevents various interactions with memory, it does this by have a large number of registers.
- Pipelining in RISC is carried out relatively simply. This is due to the execution of instructions being done in a uniform interval of time (i.e. one click).
- More RAM is required to store assembly level instructions.
- Reduced instructions need a smaller number of transistors in RISC.
- RISC utilises the Harvard architecture
- To execute the conversion operation, a compiler is used. This allows the conversion of high-level language statements into code of its form.

- RISC processors utilise pipelining.
  - Pipelining is a process that involves improving the performance of the CPU. The process is completed by fetching, decoding, and executing cycles of three separate instructions at the same time.

A RISC architecture systems contains a small core logic processor, which enables engineers to increase the register set and increase internal parallelism by using the following techniques:

#### **Thread Level Parallelism:**

Thread level parallelism increases the number of parallel threads executed by the CPU.

Thread level parallelism can also be identified as "Task Parallelism", which is a form of parallel computing for multiple computer processors, using a technique for distributing the execution of processes and threads across different parallel processor nodes. This type of parallelism is mostly used in multitasking operating systems, as well as applications that depend on processes and threads.

#### **Instruction Level Parallelism:**

Instructions level parallelism increases the speed of the CPU in executing instructions. This type of parallelism that measures how many of the instructions in a computer can be executed simultaneously.

However Instruction level parallelism is not to be confused with concurrency. Instruction level parallelism is about the parallel election of a sequence of instructions, which belong to a specific thread of execution of a process.

Whereas concurrency is about threads of one or different processes being assigned by the CPU's core in a mannered and strict alteration or in true parallelism (provided that there are enough CPU cores).

# Advantages of RISC processors

- Due to the architecture having a set of instructions, this allows high level language compilers to produce more efficient code.
- This RISC architecture allows simplicity, which therefore means that it allows developers the freedom to utilise the space on the microprocessor.
- RISC processors make use of the registers to pass arguments and to hold local variables.

- RISC makes use of only a few parameters, furthermore RISC processors cannot call instructions, and therefore, use a fixed length instruction, which is easy to pipeline.
- Using RISC, allows the execution time to be minimised, whilst increasing the speed of the overall operation, maximising efficiency.
- As mentioned above, RISC is relatively simple, this is due to having very few instructional formats, and a small number of instructions and a few addressing modes required.

# Disadvantages of RISC processors

- The performance of RISC processors depends on the compiler or the programmer. The following instructions might rely on the previous instruction to finish their execution.
- RISC processors require very fast memory systems to feed various instructions, thus a large memory cache is required.

What are CISC processors?

CISC, which stands for "Complex Instruction Set Computer", is computer architecture where single instructions can execute several low level operations, for instance, "load from memory an arithmetic operation, and a memory store). CISC processors are also capable of executing multi-step operations or addressing modes with single instructions.

CISC, as with RISC, is a type of microprocessor that contains specialised simple/complex instructions.

Until recent times, all major manufacturers of microprocessors had used CISC based designs to develop their products. The reason for that was because, CISC was introduced around the early 1970's, where it was used for simple electronic platforms, such as stereos, calculators, video games, **not personal computers**, therefore allowing the CISC technology to be used for these types of applications, as it was more suitable.

However, eventually, CISC microprocessors found their way into personal computers, this was to meet the increasing need of PC users. CISC manufactures started to focus their efforts from general-purpose designs to a high performance computing orientation.

Advantageously, CISC processors helped in simplifying the code and making it shorter in order to reduce the memory requirements.

In CISC processors, each single instruction has several low level operations. Yes, this makes CISC instructions short, but complex.

Some examples of CISC processors are:


- IBM 370/168 and Intel 80486
- Also non-trivial items such as government databases were built using a CISC processor

The characteristics of CISC processors

As mentioned above, the main objective of CISC processors is to minimise the program size by decreasing the number of instructions in a program.

However to do this, CISC has to embed some of the low level instructions in a single complex instruction. Moreover, this means that when it is decoded, this instruction generates several microinstructions to execute.

# The complex architecture of CISC is below:



# **Microprogram Control Unit:**

The microprogram control unit uses a series of microinstructions of the microprogram stored in the "control memory" of the microprogram control unit and generate control signals.

#### **Control Unit:**

The control units access the control signals, which are produced by the microprogram control unit, moreover they operate the functioning of processors hardware.

# **Instructions and data path:**

The instructions and the data path retrieve/fetches the opcode and operands of the instructions from the memory.

# Cache and main memory:

This is the location where the program instructors and operands are stored.

Instructions in CISC are complex, and they occupy more than a single word in memory. Like we saw in RISC, CISC also uses LOAD/STORE to access the memory operands, however CISC also has a "MOVE" instruction attribute, which is used to gain access to memory operands.

Though one advantageous characteristic of the "MOVE" operation, is that it has a wider scope. This allows the CISC instructions to directly access memory operands.

# CISC instruction sets also have additional addressing modes:

#### Auto-increment mode:

• The address of an operand is the content of the register. It is automatically incremented after accessing the registers content, in order to point to the memory location of the next operand.

#### Auto-decrement mode:

• Like "auto-increment", the address of an operand is the content of the register. However with auto-decrement, initially the contest of register is decremented, moreover then the content of the register is used as an address for an operand.

#### • Relative Mode:

• The program counter is used instead of a general-purpose register. This allows to refer large range of area in memory.

# Advantages of CISC processors

- Memory requirement is minimised due to code size.
- The execution of a single instruction will also execute and complete several low level tasks.
- Memory access is more flexible due to the complex addressing mode.

- Memory locations can be directly accessed by CISC instructions.
- Microprogramming is easy to implement and less expensive than wiring a control unit.
- If new commands are to be added to the chip, the structure of the instruction set does not need to be changed. This is because the CISC architecture uses general purpose hardware to carry out commands.
- The compiler doesn't have to be complicated, as the microprogram instruction sets can be written to match the high-level language constructs.

# Disadvantages of CISC processors

- Although the code size is minimised, the code requires several clock cycles to execute a single instruction. Therefore decreasing the efficiency of the system.
- The implementation of pipelining in CISC is regarded to be complicated.
- In order to simplify the software, the hardware structure needs to be more complex.
- CISC was designed to minimise the memory requirement when memory was smaller and more expensive. However nowadays memory is inexpensive and the majority of new computer systems have a large amount of memory, compared to the 1970's when CISC first emerged.

# RISC vs. CISC

RISC	CISC				
RISC focuses on software	CISC focuses on hardware				
Single clock, reduced instruction only, which means the instructions are simple compared to CISC	Multi-clock complex instructions				

RISC	CISC				
Operates on Register to Register. However "LOAD" and "STORE" are independent instructions	CISC operates from Memory to Memory: The "LOAD" and "STORE" incorporated in instructions. Also uses MOVE				
RISC has large code sizes, which means it operates low cycles per second	CISC has small code sizes, high cycles per second				
Spends more transistors on memory registers	The transistors in a CISC processor are used to store complex instructions				
Less memory access	More memory access				
Implementing pipelining on RISC is easier	Due to CISC instructions being of variable length, and having multiple operands, as well as complex addressing modes and complex instructions this increases complexity. Furthermore, CISC as defined above, occupies more than a memory word. Thus taking several cycles to execute operand fetch. Implementing pipelining on CISC is complicated				

Although the above showcases differences between the two architectures, the main difference between RISC and CISC is the CPU time taken to execute a given program.

CPU execution time is calculated using this formula:

CPU time = (number of instruction) x (average cycles per instruction) x (seconds per cycle)

RISC architectures will shorten the execution time by reducing the average clock cycle per one instruction.

However, CISC architectures try to reduce execution time by reducing the number of instructions per program.

# Summary and Facts

A reduced Instruction Set Computer (RISC), can be considered as an evolution of the alternative to Complex Instruction Set Computing (CISC). With RISC, in simple terms, its function is to have simple instructions that do less but execute very quickly to provide better performance.

# What are RISC processors?

- Reduced Instruction Set Computer (RISC), is a type of computer architecture which operates on small, highly optimised set of instructions, instead of a more specialised set of instructions, which can be found in other types of architectures. This architecture means that the computer microprocessor will have fewer cycles per instruction.
- RISC processors/architectures are used across a wide range of platforms nowadays, ranging from tablet computers to smartphones, as well as supercomputers
- Thread Level Parallelism:
  - Thread level parallelism increases the number of parallel threads executed by the CPU.
- Instruction Level Parallelism:
  - Instructions level parallelism increases the speed of the CPU's executing instructions.

# Advantages and Disadvantages of RISC processors Advantages:

- Greater performance due to simplified instruction set
- Uses pipelining efficiently
- RISC can be easily designed in compared to CISC
- Less expensive, as they use smaller chips

# **Disadvantages:**

- Performance of the processor will depend on the code being executed
- RISC processors require very fast memory systems to feed different instructions. This requires a large memory cache.

# The characteristics of RISC processor structure:

- Hardwired Control Unit
- Data Path
- Instruction Cache

- Data Cache
- Main Memory
- Only Load and store instructions have access to memory
- Fewer number of addressing modes
- RISC includes a less complex pipelining architecture compared to CISC

# What are CISC processors?

- CISC, which stands for "Complex Instruction Set Computer", is computer architecture where single instructions can execute several low level operations. CISC processors are also capable of executing multi-step operations or addressing modes with single instructions.
- CISC, as with RISC, is a type of microprocessor that contains specialised simple/complex instructions.
- The primary objective for CISC processors is to complete a task in as few lines of assembly as possible. To accomplish this, processor hardware must be built able to comprehend and execute a series of operations.

# Advantages and disadvantages of CISC processors: Advantages:

- Allows for simple small scripts
- Using CISC, complex commands are readable
- Most code is built to be implemented on CISC

# **Disadvantages:**

- CISC processors are larger as they contain more transistors
- May take multiple cycles per line of code, decreasing efficiency
- Lower clock speed
- Complex use of pipelining
- Compared to RISC, they are more complex, which means they are more expensive

# The characteristics of CISC processor structure:

- Microprogram Control Unit
- Control Unit
- Instructions and data path
- Cache and main memory

# CISC instruction sets also have additional addressing modes:

- Auto-increment mode
- Auto-decrement mode
- Relative Mode
- CISC uses STORE/LOAD/MOVE

#### **Unit-5 (b) Pipelining and Vector Processing**


#### Parallel Processing:

The term parallel processing indicates that the system is able to perform several operations in a single time. Now we will elaborate the scenario, in a CPU we will be having only one Accumulator which will be storing the results obtained from the current operation. Now if we are giving only one command such that "a+b" then the CPU performs the operation and stores the result in the accumulator. Now we are talking about parallel processing, therefore we will be issuing two instructions "a+b" and "c-d" in the same time, now if the result of "a+b" operation is stored in the accumulator, then "c-d" result cannot be stored in the accumulator in the same time. Therefore the term parallel processing in not only based on the Arithmetic, logic or shift operations. The above problem can be solved in the following manner. Consider the registers R1 and R2 which will be storing the operands before operation and R3 is the register which will be storing the results after the operations. Now the above two instructions "a+b" and "c-d" will be done in parallel as follows.

- Values of "a" and "b" are fetched in to the registers R1 and R2
- The values of R1 and R2 will be sent into the ALU unit to perform the addition
- The result will be stored in the Accumulator
- When the ALU unit is performing the calculation, the next data "c" and "d" are brought into R1 and R2.
- Finally the value of Accumulator obtained from "a+b" will be transferred into the R3
- Next the values of C and D from R1 and R2 will be brought into the ALU to perform the "c-d" operation.
- Since the accumulator value of the previous operation is present in R3, the result of "c-d" can be safely stored in the Accumulator.

This is the process of parallel processing of only one CPU. Consider several such CPU performing the calculations separately. This is the concept of parallel processing.

#### Concept of Parallel Processing



In the above figure we can see that the data stored in the processor registers is being sent to separate devices basing on the operation needed on the data. If the data inside the processor registers is requesting for an arithmetic operation, then the data will be sent to the arithmetic unit and if in the same time another data is requested in the logic unit, then the data will be sent to logic unit for logical operations. Now in the same time both arithmetic operations and logical operations are executing in parallel. This is called as parallel processing.

<u>Instruction Stream:</u> The sequence of instructions read from the memory is called as an Instruction Stream

**Data Stream:** The operations performed on the data in the processor is called as a Data Stream.

The computers are classified into 4 types based on the Instruction Stream and Data Stream. They are called as the Flynn's Classification of computers.

## Flynn's Classification of Computers:

- Single Instruction Stream and Single Data Stream (SISD)
- Single Instruction Stream and Multiple Data Stream (SIMD)
- Multiple Instruction Stream and Single Data Stream (MISD)
- Multiple Instruction Stream and Multiple Data Stream (MIMD)

<u>SISD</u> represents the organization of a single computer containing a control unit, a processor unit and a memory unit. Instructions are executed sequentially and the system may or may not have internal parallel processing capabilities. Parallel processing in this case may be achieved by means of multiple functional units or by pipeline processing.

<u>SIMD</u> represents an organization that includes many processing units under the supervision of a common control unit. All processors receive the same instruction from the control unit but operate on different items of data. The shared memory unit must contain multiple modules so that it can communicate with all the processors simultaneously.

<u>MISD</u> structure is only of theoretical interest since no practical system has been constructed using this organization because Multiple instruction streams means more no of instructions, therefore we have to perform multiple instructions on same data at a time. This is practically impossible.

<u>MIMD</u> structure refers to a computer system capable of processing several programs at the same time operating on different data.

<u>Pipelining:</u> Pipelining is a technique of decomposing a sequential process into sub operations, with each sub process being executed in a special dedicated segment that operates concurrently with all other segments. We can consider the pipelining concept as a collection of several segments of data processing programs which will be processing the data and sending the results to the next segment until the end of the processing is reached. We can visualize the concept of pipelining in the example below.


Consider the following operation: Result=(A+B)\*C

- First the A and B values are Fetched which is nothing but a "Fetch Operation".
- The result of the Fetch operations is given as input to the Addition operation, which is an Arithmetic operation.

- The result of the Arithmetic operation is again given to the Data operand C which is fetched from the memory and using another arithmetic operation which is Multiplication in this scenario is executed.
- Finally the Result is again stored in the "Result" variable.

In this process we are using up-to 5 pipelines which are the


 $\rightarrow$  Fetch Operation (A)| Fetch Operation(B) | Addition of (A & B) | Fetch Operation(C) | Multiplication of ((A+B), C) | Load ( (A+B)\*C), Result);




The contents of the Registers in the above pipeline concept are given below. We are considering the implementation of A[7] array with B[7] array.

Clock	Segmen	nt1	Segr	Segment 2				
Pulse								
Number								
	R1	R2	R3	R4	R5			
1	A1	B1	-	-	-			
2	A2	B2	A1*B1	C1	-			
3	A3	В3	A2*B2	REC2	A1*B1+C1			
4	A4	B4	A3*B3	C3	A2*B2+C2			
5	A5	B5	A4*B4	C4	A3*B3+C3			
6	A6	B6	A5*B5	C5	A4*B4+C4			
7	A7	В7	A6*B6	C6	A5*B5+C5			
8			A7*B7	C7	A6*B6+C6			
9					A7*B7+C7			

If the above concept is executed with out the pipelining, then each data operation will be taking 5 cycles, totally they are 35 cycles of CPU are needed to perform the operation. But if are using the concept of pipeline, we will be cutting off many cycles. Like given in the table below when the values of A1 and B1 are coming into the registers R1 and R2, the registers R3, R4 and R5 are empty. Now in the second cycle the multiplication of A1 and B1 is transferred to register R3, now in this point the contents of the register R1 and R2 are empty. Therefore the next two values A2 and B2 can be brought into the registers. Again in the third cycle after fetching the C1 value the operation (A1\*B1)+C1 will be performed. So in this way we can achieve the total concept in only 9 cycles. Here we are assuming that the clock cycle timing is fixed. This is the concept of pipelining.






Space and Time Diagram

Seg/ clock	C1	C2	C3	C4	C5	C6	C7	C8	C9
S1	T1	T2	T3	Т4	T5	Т6			
S2		T1	T2	ТЗ	Т4	T5	Т6		
S3			T1	T2	ТЗ	Т4	T5	T6	
S4				T1	T2	ТЗ	Т4	T5	Т6

The below table is the space time diagram for the execution of 6 tasks in the 4 segment pipeline.



### Arithmetic pipeline:

The above diagram represents the implementation of arithmetic pipeline in the area of floating point arithmetic operations. In the diagram, we can see that two numbers A and B are added together. Now the values of A and B are not normalized, therefore we must normalize them before start to do

any operations. The first thing is we have to fetch the values of A and B into the registers. Here R denote a set of registers. After that the values of A and B are normalized, therefore the values of the exponents will be compared in the comparator. After that the alignment of mantissa will be taking place. Finally, we will be performing addition, since an addition is happening in the adder circuit. The source registers will be free and the second set of values can be brought. Like wise when the normalizing of the result is taking place, addition of the new values will be added in the adder



circuit and when addition is going on, the new data values will be brought into the registers in the start of the implementation. We can see how the addition is being performed in the diagram.

<u>Instruction Pipeline:</u> Pipelining concept is not only limited to the data stream, but can also be applied on the instruction stream. The instruction pipeline execution will be like the queue execution. In the queue the data that is entered first, will be the data first retrieved. Therefore when an instruction is first coming, the instruction will be placed in the queue and will be executed in the system. Finally the results will be passing on to the next instruction in the queue. This scenario is called as Instruction pipelining. The instruction cycle is given below

- Fetch the instruction from the memory
- Decode the instruction
- calculate the effective address
- Fetch the operands from the memory
- Execute the instruction
- Store the result in the proper place.

In a computer system each and every instruction need not necessary to execute all the above phases. In

# Instruction pipelining Fetch Instruction Segment 1 From Memory Decode instruction Segment 2 And calculate Effective address Branch Fetch Operand Segment 3 From memory Handle Executing the Interrupt Segment 4 Instruction Update PC Interrupt **Empty PIPE**

a Register addressing mode, there is no need of the effective address calculation. Below is the example

of the four segment instruction pipeline.

In the above diagram we can see that the instruction which is first executing has to be fetched from the memory, there after we are decoding the instruction and we are calculating the effective address. Now we have two ways to execute the instruction. Suppose we are using a normal instruction like ADD, then the operands for that instruction will be fetched and the instruction will be executed. Suppose we are executing an instruction such as Fetch command. The fetch command itself has internally three more commands which are like ACTDR, ARTDR etc.., therefore we have to jump to that particular location to execute the command, so we are using the branch operation. So in a branch operation, again other instructions will be executed. That means we will be updating the PC value such that the instruction can be executed. Suppose we are fetching the operands to perform the original operation such as ADD, we need to fetch the data. The data can be fetched in two ways, either from the main memory or else from an input output devices. Therefore in order to use the input output devices, the devices must generate the interrupts which should be handled by the CPU. Therefore the handling of interrupts is also a kind of program execution. Therefore we again have to start from the starting of the program and execute the interrupt cycle.

The different instruction cycles are given below:

- $FI \rightarrow FI$  is a segment that fetches an instruction
- DA  $\rightarrow$  DA is a segment that decodes the instruction and identifies the effective address.
- FO  $\rightarrow$  FO is a segment that fetches the operand.
- EX  $\rightarrow$  EX is a segment that executes the instruction with the operand.

#### Timing of Instruction Pipeline

FI o Fetch Instruction DA o Decode instruction and Fetch Effective Address FO o Fetch Operand EX o Execute the Instruction

Step	1	2	3	4	5	6	7	8	9	10	11	12	13
1	FI	DA	FO	EX			TE OF T	Cuna		0			
2		FI	DA	FO	EX		4/4/1		O.		0		
3			FI	DA	FO	EX					0		
4		1 /	2	FI	-	-	FI	DA	FO	EX	18	21	
5			3		-	1-	3	FI	DA	FO	EX	9	
6		1	3					1	FI	DA	FO	EX	
7			0		3.				<i>&gt;</i> 4	FI	DA	FO	EX

**Pipelining Conflicts:** There are different conflicts that are caused by using the pipeline concept. They are

- Resource Conflicts: These are caused by access to memory by two or more segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories
- <u>Data Dependency:</u> These conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
- <u>Branch difficulties:</u> These difficulties arise from branch and other instructions that change the value of PC.

**Data Dependency Conflict:** The data dependency conflict can be solved by using the following methods.

- Hardware Interlocks: The most straight forward method is to insert hardware interlocks. An interlock is a circuit that detects instructions whose source operands are destination of instructions farther up in the pipeline. Detection of this situation causes the instruction whose source is not available to be delayed by enough clock cycles to resolve the conflict. This approach maintains the program sequence by using hardware to insert the required delay.
- Operand Forwarding: Another technique called operand forwarding uses special hardware to detect a conflict and avoid the conflict path by using a special path to forward the values between the pipeline segments.
- <u>Delayed Load:</u> The delayed load operation is nothing but when executing an instruction in the pipeline, simply delay the execution starting of the instruction such that all the data that is needed for the instruction can be successfully updated before execution.

# **Branch Conflicts:**

The following are the solutions for solving the branch conflicts that are obtained in the pipelining concept.

- <u>Pre-fetch Target Instruction:</u> In this the branch instructions which are to be executed are pre-fetched to detect if any errors are present in the branch before execution.
- Branch Target Buffer: BTB is the associative memory implementation of the branch conditions.
- <u>Loop buffer:</u> The loop buffer is a very high speed memory device. Whenever a loop is to be executed in the computer. The complete loop will be transferred in to the loop buffer memory and will be executed as in the cache memory.

- <u>Branch Prediction:</u> The use of branch prediction is such that, before a branch is to be executed, the instructions along with the error checking conditions are checked. Therefore we will not be going into any unnecessary branch loops.
- <u>Delayed Branch:</u> The delayed branch concept is same as the delayed load process in which we are delaying the execution of a branch process, before all the data is fetched by the system for beginning the CPU.

#### RISC Pipeline:

The ability to use the instruction pipelining concept in the RISC architecture is very efficient. The simplicity of the instruction set can be utilized to implement an instruction pipeline using a small number of sub operations, with each being executed in one clock cycle. Due to fixed length instruction format, the decoding of the operation can occur at the same time as the register selection. Since the arithmetic, logic and shift operations are done on register basis, there is no need for extra fetching or effective address decoding steps to perform the operation. So pipelining concept can be effectively used in this scenario. Therefore the total operations can be categorized as one segment will be fetching the instruction from program memory, the other segment executes the instruction in the ALU and the third segment may be used to store the result of the ALU operation in a destination register. The data transfer instructions in RISC are limited to only Load and Store instructions. To prevent conflicts in data transfer, we will be using two separate buses one for storing the instructions and other for storing the data.

#### Example of three segment instruction pipeline:

We want to perform a operation in which there is some arithmetic, logic or shift operations. Therefore as per the instruction cycle, we will be having the following steps:

- I: Instruction Fetch
- A: ALU Operation
- E: Execute Instruction.

The I segment will be fetching the instruction from program memory. The instruction is decoded and an ALU operation is performed in the A segment. In the A segment the ALU operation instruction will be fetched and the effective address will be retrieved and finally in the E segment the instruction will be executed.

# Delayed Load:

# Consider the following instructions:

1. LOAD:  $R1 \leftarrow M[address 1]$ 

2. LOAD:  $R2 \leftarrow M[address 2]$ 

3. ADD:  $R3 \leftarrow R1 + R2$ 

4. STORE: M[address 3]  $\leftarrow$  R3

#### Pipeline timing with data conflict

Clock Cycles	1	2	3	4	5	6
1.Load R1		Α	E	mak.		
2.Load R2	94	1111	А	E		
3. Add R1+R2			// 1//	Α	E	2
4. Store R3	75			1	Α	E

#### Pipeline timing with delayed load

Clock Cycles	1	2	3	4	5	6	7
1.Load R1	1	А	E				OI I
2.Load R2		1	А	E			08/
3. No Operation			V ED I	Α	E	16	7
4. Add R1+R2			catality A	mal.	Α	E	///
5. Store R3	/					А	E

The below tables will be showing the pipelining concept with the data conflict and without data conflict.

# **Vector Processing:**

Normal computational systems are not enough in some special processing requirements. Such as, in special processing systems like artificial intelligence systems and some weather forecasting systems, terrain analysis, the normal systems are not sufficient. In such systems the data processing will be involving on very high amount of data, we can classify the large data as a very big arrays. Now if we want to process this data, naturally we will need new methods of data processing. The vectors are considered as the large one dimensional array of data. The term vector processing involves the data processing on the vectors of such large data.

The vector processing system can be understand by the example below. Consider a program which is adding two arrays A and B of length 100;

# Machine level program

Initialize I=0

20 Read

A(I)

Read

B(I)

Store C(I)=A(I)+B(I)

Increment I=I+1

If I<=100 go to

20 continue

so in this above program we can see that the two arrays are being added in a loop format. First we are starting from the value of 0 and then we are continuing the loop with the addition operation until the I value has reached to 100. In the above program there are 5 loop statements which will be executing 100 times. Therefore the total cycles of the CPU taken is 500 cycles. But if we use the concept of vector processing then we can reduce the unnecessary fetch cycles, since the fetch cycles are used in the creation of the vector. The same program written in the vector processing statement is given below.

$$C(1:100)=A(1:100)+B(1:100)$$

In the above statement, when the system is creating a vector like this the original source values are fetched from the memory into the vector, therefore the data is readily available in the vector. So when a


Operation	Base	Base	Base	Vector
Code	Address SRC 1	Address SRC 2	Address DST	length

15

operation is initiated on the data, naturally the operation will be performed directly on the data and will not wait for the fetch cycle. So the total no of CPU Cycles taken by the above instruction is only 100.

# <u>Instruction format of Vector Instruction</u>


Below we can see the implementation of the vector processing concept on the following matrix



multiplication. In the matrix multiplication, we will be multiplying the row of A matrix with the column of the B matrix elements individually finally we will be adding the results.

In the above diagram we can see that how the values of A vector and B Vector which represents the matrix are being multiplied. Here we will be considering a 4x4 matrix A and B. Now the from the source A vector we will be taking the first 4 values and will be sending to the multiplier pipeline along with the 4 values from the vector B. The resultant 1 value is stored in the adder pipeline. Like wise remaining values from a row and column multiplication will be brought into the adder pipeline, which will be performing the addition of all the things finally we will have the result of one row to column multiplication. When addition operation is taking place in the adder pipeline the next set of values will be brought into the multiplier pipeline, so that all the operations can be performed simultaneously using the parallel processing concepts by the implementation of pipeline.

#### Memory Interleaving




Data Bus

#### **Memory Interleaving:**

Pipelining and vector processing naturally requires the several data elements for processing. So instead of using the same memory and selecting one at a time, we will be using several modules of the memory such that we can have separate data for each processing unit. As we can see in the above in the diagram each memory array is designed independently of the next memory array. Such that when the data needed for a operation is stored in the first memory array, another data for another operation can be safely stored in the next memory array, so that the operations can be performed concurrently. This process is called as memory interleaving.

<u>Array Processors:</u> In a distributed computing we will be having several computers working on the same task such that their processing power will be shared among all the systems so that they can perform the task fast. But the disadvantage of the distributed computing is that we have to give separate resources for each system and every system need to be controlled by a task initiating system or can be




called as a central control unit. The management of this kind of systems is very hard. In order to perform a specific operation involving a large processing there is no need of distributed computing. The alternate for this kind of scenarios is array processors or attached array processors. The simplest is the SIMD Attached array processor.

#### Attached Array processor

The above diagram shows that the system is attached a separate processor which will be used for operation specific purpose. If the array processor is designed for solving floating point arithmetic, then it will only perform that operations. The detailed figure of the attached array processor is given in the diagram below. This will be having the SIMD architecture. In this we will be having a master control unit which will be coordinating all the process in the array processor. Each processing unit in the array processor is having a local memory unit as in the memory interleaving concept on which it performs the operations. Finally we will be having a main memory in which the original source data and the results that are obtained from the array will stored. This processor be

the working principle of the SIMD array processor technology.



SIMD Array Processor Technology

#### **MULTIPROCESSORS**

## **Multiprocessor:**

• A set of processors connected by a communications network




Fig. 5.1 Basic multiprocessor architecure

- A multiprocessor system is an interconnection of two or more CPU's with memory and input-output equipment.
- Multiprocessors system are classified as multiple instruction stream, multiple data stream systems(MIMD).
- There exists a distinction between multiprocessor and multicomputers that though both support concurrent operations.
- In multicomputers several autonomous computers are connected through a network and they may or may not communicate but in a multiprocessor system there is a single OS Control that provides interaction between processors and all the components of the system to cooperate in the solution of the problem.
- VLSI circuit technology has reduced the cost of the computers to such a low Level that the concept of applying multiple processors to meet system performance requirements has become an attractive design possibility.




Fig. 5.2 Taxonomy of mono- mulitporcessor organizations

# **Characteristics of Multiprocessors:**

Benefits of Multiprocessing:

- 1. Multiprocessing increases the reliability of the system so that a failure or error in one part has limited effect on the rest of the system. If a fault causes one processor to fail, a second processor can be assigned to perform the functions of the disabled one.
- 2. Improved System performance. System derives high performance from the fact that computations can proceed in parallel in one of the two ways:
  - a) Multiple independent jobs can be made to operate in parallel.
  - b) A single job can be partitioned into multiple parallel tasks.

This can be achieved in two ways:

- The user explicitly declares that the tasks of the program be executed in parallel

- The compiler provided with multiprocessor s/w that can automatically detect parallelism in program. Actually it checks for Data dependency

#### **COUPLING OF PROCESSORS**

Tightly Coupled System/Shared Memory:

- Tasks and/or processors communicate in a highly synchronized fashion
- Communicates through a common global shared memory
- Shared memory system. This doesn't preclude each processor from having its own local memory(cache memory)

## Loosely Coupled System/Distributed Memory

- Tasks or processors do not communicate in a synchronized fashion.
- Communicates by message passing packets consisting of an address, the data content, and some error detection code.
- Overhead for data exchange is high
- Distributed memory system

Loosely coupled systems are more efficient when the interaction between tasks is minimal, whereas tightly coupled system can tolerate a higher degree of interaction between tasks.

#### Shared (Global) Memory

- A Global Memory Space accessible by all processors
- Processors may also have some local memory

# Distributed (Local, Message-Passing) Memory

- All memory units are associated with processors
- To retrieve information from another processor's memory a message must be sent there

#### **Uniform Memory**

- All processors take the same time to reach all memory locations Non-uniform (NUMA) Memory
  - Memory access is not uniform




Fig. 5.3 Shared and distributed memory

Shared memory multiprocessor:




Fig 5.4 Shared memory multiprocessor

#### Characteristics

- All processors have equally direct access to one large memory address space

# Limitations

- Memory access latency; Hot spot problem

# **Interconnection Structures**:

The interconnection between the components of a multiprocessor System can have different physical configurations depending n the number of transfer paths that are available between the processors and memory in a shared memory system and among the processing elements in a loosely coupled system.

Some of the schemes are as:

- Time-Shared Common Bus
- Multiport Memory
- Crossbar Switch
- Multistage Switching Network
- Hypercube System

# a. Time shared common Bus

- All processors (and memory) are connected to a common bus or busses
- Memory access is fairly uniform, but not very scalable
- A collection of signal lines that carry module-to-module communication
- Data highways connecting several digital system elements
- Operations of Bus




Fig. 5.5 Time shared common bus organization




Fig. 5.6 system bus structure for multiprocessor

In the above figure we have number of local buses to its own local memory and to one or more processors. Each local bus may be connected to a CPU, an IOP, or any combinations of processors. A system bus controller links each local bus to a common system bus. The I/O devices connected to the local IOP, as well as the local memory, are available to the local processor. The memory connected to the common system bus is shared by all processors. If an IOP is connected directly to the system bus the I/O devices attached to it may be made available to all processors

#### Disadvantage.:

- Only one processor can communicate with the memory or another processor at any given time.
- As a consequence, the total overall transfer rate within the system is limited by the speed of the single path

## **b.** Multiport Memory:

Multiport Memory Module

- Each port serves a CPU

Memory Module Control Logic

- Each memory module has control logic
- Resolve memory module conflicts Fixed priority among CPUs

#### Advantages

- The high transfer rate can be achieved because of the multiple paths.

#### Disadvantages:

- It requires expensive memory control logic and a large number of cables and connections




Fig. 5.7 Multiport memory

#### c. Crossbar switch:

- Each switch point has control logic to set up the transfer path between a processor and a memory.
- It also resolves the multiple requests for access to the same memory on the predetermined priority basis.
- Though this organization supports simultaneous transfers from all memory modules because there is a separate path associated with each Module.
- The H/w required to implement the switch can become quite large and complex




Fig. 5.8 a) cross bar switch

b) Block diagram of cross bar switch

#### Advantage:

- Supports simultaneous transfers from all memory modules

# Disadvantage:

- The hardware required to implement the switch can become quite large and complex.

#### d. Multistage Switching Network:

- The basic component of a multi stage switching network is a two-input, two- output interchange switch.

# 

Fig. 5.9 operation of 2X2 interconnection switch

Using the 2x2 switch as a building block, it is possible to build a multistage network to control the communication between a number of sources and destinations.

- To see how this is done, consider the binary tree shown in Fig. below.
- Certain request patterns cannot be satisfied simultaneously. i.e., if






Fig 5.10 Binary tree with 2x2 switches





- Some request patterns cannot be connected simultaneously. i.e., any two sources cannot be connected simultaneously to destination 000 and 001
- In a tightly coupled multiprocessor system, the source is a processor and the destination is a memory module.
- Set up the path € transfer the address into memory € transfer the data
- In a loosely coupled multiprocessor system, both the source and destination are Processing elements.

#### **e.** Hypercube System:

The hypercube or binary n-cube multiprocessor structure is a loosely coupled system composed of N=2n processors interconnected in an n-dimensional binary cube.

- Each processor forms a node of the cube, in effect it contains not only a CPU but also local memory and I/O interface.
- Each processor address differs from that of each of its n neighbors by exactly one bit position.
- Fig. below shows the hypercube structure for n=1, 2, and 3.
- Routing messages through an *n*-cube structure may take from one to *n* links from a source node to a destination node.
- A routing procedure can be developed by computing the exclusive-OR of the source node address with the destination node address.
- The message is then sent along any one of the axes that the resulting binary value will have 1 bits corresponding to the axes on which the two nodes differ.
- A representative of the hypercube architecture is the Intel iPSC computer complex.
- It consists of 128(*n*=7) microcomputers, each node consists of a CPU, a floating point processor, local memory, and serial communication interface units




Fig. 5.12 Hypercube structures for n=1,2,3

# **Inter-processor Arbitration**


- Only one of CPU, IOP, and Memory can be granted to use the bus at a time
- Arbitration mechanism is needed to handle multiple requests to the shared resources to resolve multiple contention
- SYSTEM BUS:
  - o A bus that connects the major components such as CPU's, IOP's and memory
  - A typical System bus consists of 100 signal lines divided into three functional groups: data, address and control lines. In addition there are power distribution lines to the components.
- Synchronous Bus
  - o Each data item is transferred over a time slice
  - o known to both source and destination unit
  - Common clock source or separate clock and synchronization signal is transmitted periodically to synchronize the clocks in the system
- Asynchronous Bus
  - o Each data item is transferred by Handshake mechanism
    - Unit that transmits the data transmits a control signal that indicates the presence of data
    - Unit that receiving the data responds with another control signal to acknowledge the receipt of the data

 Strobe pulse -supplied by one of the units to indicate to the other unit when the data transfer has to occur

Table 5.1 IEEE standard 796 multibus signals

	Signal name
Data and address	
Data lines (16 lines)	DATA0-DATA15
Address lines (24 lines)	ADRS0-ADRS23
Data transfer	
Memory read	MRDC
Memory write	MWTC
IO read	IORC
IO write	IOWC
Transfer acknowledge	TACK
Interrupt control	
Interrupt request (8 lines)	INTO-INT7
Interrupt acknowledge	INTA
Miscellaneous control	
Master clock	CCLK
System initialization	INIT
Byte high enable	BHEN
Memory inhibit (2 lines)	INH1-INH2
Bus lock	LOCK
Bus arbitration	
Bus request	BREQ
Common bus request	CBRQ
Bus busy	BUSY
Bus clock	BCLK
Bus priority in	BPRN
Bus priority out	BPRO
Power and ground (20 lines)	

# INTERPROCESSOR ARBITRATION STATIC ARBITRATION





#### Interprocessor Arbitration Dynamic Arbitration

- Priorities of the units can be dynamically changeable while the system is in operation
- Time Slice
  - Fixed length time slice is given sequentially to each processor, round- robin fashion
- Polling
  - O Unit address polling -Bus controller advances the address to identify the requesting unit. When processor that requires the access recognizes its address, it activates the bus busy line and then accesses the bus. After a number of bus cycles, the polling continues by choosing a different processor.
- LRU
  - The least recently used algorithm gives the highest priority to the requesting device that has not used bus for the longest interval.
- FIFO
  - o The first come first serve scheme requests are served in the order received. The bus controller here maintains a queue data structure.
- Rotating Daisy Chain
  - Conventional Daisy Chain -Highest priority to the nearest unit to the bus controller
  - Rotating Daisy Chain –The PO output of the last device is connected to the PI of
    the first one. Highest priority to the unit that is nearest to the unit that has most
    recently accessed the bus(it becomes the bus controller)

# Inter processor communication and synchronization:

- The various processors in a multiprocessor system must be provided with a facility for *communicating* with each other.
  - A communication path can be established through a portion of memory or a common input-output channels.

- The sending processor structures a request, a message, or a procedure, and places it in the memory mailbox.
  - o Status bits residing in common memory
  - o The receiving processor can check the mailbox *periodically*.
  - o The response time of this procedure can be time consuming.
- A more efficient procedure is for the sending processor to alert the receiving processor directly by means of an *interrupt signal*.
- In addition to shared memory, a multiprocessor system may have other shared resources.
  - o e.g., a magnetic disk storage unit.
- To prevent conflicting use of shared resources by several processors there must be a provision for assigning resources to processors. i.e., operating system.
- There are three organizations that have been used in the design of operating system for multiprocessors: *master-slave configuration*, *separate operating system*, and *distributed operating system*.
- In a master-slave mode, one processor, master, always executes the operating system functions.
- In the separate operating system organization, each processor can execute the operating system routines it needs. This organization is more suitable for *loosely coupled systems*.
- In the distributed operating system organization, the operating system routines are distributed among the available processors. However, each particular operating system function is assigned to only one processor at a time. It is also referred to as a *floating operating system*.

#### **Loosely Coupled System**

- There is *no shared memory* for passing information.
- The communication between processors is by means of message passing through *I/O channels*.
- The communication is initiated by one processor calling a *procedure* that resides in the memory of the processor with which it wishes to communicate.

- The communication efficiency of the interprocessor network depends on the communication routing protocol, processor speed, data link speed, and the topology of the network.

#### **Interprocess Synchronization**

- The instruction set of a multiprocessor contains basic instructions that are used to implement communication and synchronization between cooperating processes.
  - o Communication refers to the exchange of data between different processes.
  - Synchronization refers to the special case where the data used to communicate between processors is control information.
- Synchronization is needed to enforce the *correct sequence of processes* and to ensure *mutually exclusive access* to shared writable data.
- Multiprocessor systems usually include various mechanisms to deal with the synchronization of resources.
  - o Low-level primitives are implemented directly by the hardware.
  - These primitives are the basic mechanisms that enforce mutual exclusion for more complex mechanisms implemented in software.
  - A number of hardware mechanisms for mutual exclusion have been developed.
    - A binary semaphore

# **Mutual Exclusion with Semaphore**

- A properly functioning multiprocessor system must provide a mechanism that will guarantee orderly access to shared memory and other shared resources.
  - Mutual exclusion: This is necessary to protect data from being changed simultaneously by two or more processors.
  - Critical section: is a program sequence that must complete execution before another processor accesses the same shared resource.
- A *binary variable* called a *semaphore* is often used to indicate whether or not a processor is executing a critical section.

- Testing and setting the semaphore is itself a critical operation and must be performed as a single indivisible operation.
- A semaphore can be initialized by means of a *test and set instruction* in conjunction with a hardware *lock* mechanism.
- The instruction TSL SEM will be executed in two memory cycles (the first to read and the second to write) as follows:

 $R \square M[SEM], M[SEM] \square 1$ 

#### **Cache Coherence**

cache coherence is the consistency of shared resource data that ends up stored in multiple local caches. When clients in a system maintain caches of a common memory resource, problems may arise with inconsistent data, which is particularly the case with CPUs in a multiprocessing system.




Fig. 5.14 cache coherence

#### Shared Cache

- -Disallow private cache
- -Access time delay

#### Software Approaches

- \* Read-Only Data are Cacheable
  - Private Cache is for Read-Only data
  - Shared Writable Data are not cacheable
  - Compiler tags data as cacheable and noncacheable
  - Degrade performance due to software overhead
- \* Centralized Global Table
  - Status of each memory block is maintained in CGT: RO(Read-Only);
     RW(Read and Write)
  - All caches can have copies of RO blocks
  - Only one cache can have a copy of RW block
  - Hardware Approaches
- \* Snoopy Cache Controller
  - Cache Controllers monitor all the bus requests from CPUs and IOPs
  - All caches attached to the bus monitor the write operations
  - When a word in a cache is written, memory is also updated (write through)
  - Local snoopy controllers in all other caches check their memory to determine if they have a copy of that word; If they have, that location is marked invalid(future reference to this location causes cache miss)