CS301ES: ANALOG AND DIGITAL ELECTRONICS

B.TECH II Year I Sem.

L	Т	Ρ	С
3	0	0	3

Course Objectives:

- To introduce components such as diodes, BJTs and FETs.
- To know the applications of components.
- To give understanding of various types of amplifier circuits
- To learn basic techniques for the design of digital circuits and fundamental concepts used in he design of digital systems.
- To understand the concepts of combinational logic circuits and sequential circuits.

Course Outcomes: Upon completion of the Course, the students will be able to:

- Know the characteristics of various components.
- Understand the utilization of components.
- Design and analyze small signal amplifier circuits.
- Learn Postulates of Boolean algebra and to minimize combinational functions
- Design and analyze combinational and sequential circuits
- Know about the logic families and realization of logic gates.

UNIT - I

Diodes and Applications: Junction diode characteristics: Open circuited p-n junction, p-n junction as a rectifier, V-I characteristics, effect of temperature, diode resistance, diffusion capacitance, diode switching times, breakdown diodes, Tunnel diodes, photo diode, LED.

Diode Applications - clipping circuits, comparators, Half wave rectifier, Full wave rectifier, rectifier with capacitor filter.

UNIT - II

BJTs: Transistor characteristics: The junction transistor, transistor as an amplifier, CB, CE, CC configurations, comparison of transistor configurations, the operating point, self-bias or Emitter bias, bias compensation, thermal runaway and stability, transistor at low frequencies, CE amplifier response, gain bandwidth product, Emitter follower, RC coupled amplifier, two cascaded CE and multi stage CE amplifiers.

UNIT - III

FETs and Digital Circuits: FETs: JFET, V-I characteristics, MOSFET, low frequency CS and CD amplifiers, CS and CD amplifiers.

Digital Circuits: Digital (binary) operations of a system, OR gate, AND gate, NOT, EXCLUSIVE OR gate, De Morgan Laws, NAND and NOR DTL gates, modified DTL gates, HTL and TTL gates, output stages, RTL and DCTL, CMOS, Comparison of logic families.

UNIT - IV

Combinational Logic Circuits: Basic Theorems and Properties of Boolean Algebra, Canonical and Standard Forms, Digital Logic Gates, The Map Method, Product-of-Sums Simplification, Don't-Care Conditions, NAND and NOR Implementation, Exclusive-OR Function, Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator, Decoders, Encoders, Multiplexers.

UNIT - V

Sequential Logic Circuits: Sequential Circuits, Storage Elements: Latches and flip flops, Analysis of Clocked Sequential Circuits, State Reduction and Assignment, Shift Registers, Ripple Counters, Synchronous Counters, Random-Access Memory, Read-Only Memory.

TEXTBOOKS:

- 1. Integrated Electronics: Analog and Digital Circuits and Systems, 2/e, Jaccob Millman, Christos Halkias and Chethan D. Parikh, *Tata McGraw-Hill Education*, India, 2010.
- 2. Digital Design, 5/e, Morris Mano and Michael D. Cilette, *Pearson*, 2011.

REFERENCE BOOKS:

- 1. Electronic Devices and Circuits, Jimmy J Cathey, Schaum's outline series, 1988.
- 2. Digital Principles, 3/e, Roger L. Tokheim, Schaum's outline series, 1994.



Electron: It is Negatively charged Sub-atoms cparticles

Electronics: It is nothing but Study of the electron under the influence of the electron and Magnetic field

Current: The flow of electron's is nothing but "current".

Voltage: The potential difference between the 2 points The sepring dictor electric

Vaubiros bab istalazari

DIEMPHAT Eq= 5eV

VIB

The semi conductor to

 $V_0 = V_1 - V_2$ Classification of material:>

Based on the energy band gap the materials are classified into 3 types it is the province

- 1. Insulators
- 2. Conductors

3. Semiconductors.

Insulator: >> It is a bad conductor of Electricity. Eg: Paper, rubber, wood etc ...,

> The energy gap for the insulator is to CB

-> Diamond is a good insulator because Ev energy gap is greater than 6ev .V.B > Ionic bond existed.

It is a good carrier for electricity.

Ex! All metals, man and and and and

The metallic bond exist in conductance. The energy gap is equal to zero in conductors. > As the temperature 1 energy gap 1, that means the valency bond is overlapped with conduction bond.

Semi conductors: >>

Happild bar dorts

The semiconductors energy gap is greater than 1ev or less than 2ev. [C.B]

IF . tarros

-> The semiconductor electrical properties lies blue insulator and conductor.

The semiconductor conductivity is greater than the insulator and less than the conductors.

The resistivity of Semi conductor is less than the insulator and greater than the conductor.

-> As temperature Tes the energy gap is besuice versa.

VEGX + 7 Blobar model

-> The Semi Conductors are classified into 2 types 1. Intrinsic Semi Conductor

2. Extrinsic Semi Conductor.

- I Intrinsic Semiconductor: > It is a pure and mondettable Semiconductors in this electron concentration is equal to hole concentration.
- → The intrinsic SemiConductor acts as a insulator at ökel & act as conductor at 300k.

the temperation of energy gets W. that

Certiquetters provide

Moans the satering point is recent with

Ex: -> Pure Silicon, Pure Giermanium.

> The conductivity due to electrons and holes.

Externsic Semiconductor: >> By adding some impurities to the intrinsic semiconductor we can form extrinsic Semiconductor.

Intrinsic Semiconductor + Impurity = Extrinsic Semiconductor.

-> The process of adding impurities is called "doping". -> The extrinsic semiconductor are divided into 2 types

depending on the doping.

Thiosed +

1. N-type, Semi Conductor : >> Extrinsic

By adding Ith group elements to the intrinsic Semi-Conductor we can form N-type Semi Conductors: - The Ith group elements are Phosporous, Arsenic,

- -> In N-type Semi Conductors the majority charge camiers are electrons & minority charge carriers
- are holes. -> Jn N-type Semi Conductors is represented with ND. -> The N-type Semi Conductors are also called Donard

2. P-type Extrinsic Semi Conductor:

P-type Semiconductor is formed by adding ITrd group elements to the intrinsic semiconductor.

- The III'd group elements are B, Al, Gra, In, TJ.

dectrons & minority charge causters are hel

-> Ite P-type Semiconductor twhole concentration will be represented with "NA". The P-type Semiconductor is also called as Acceptor.

In P-type Semiconductor the majority charge carriers are holes & minority charge carriers are electrons.

In chenchent projunction beeness of concentration difference the hales attracted by the electron

P-N Junction diode: = pobo par = notophopone orantely

> It is a 2 terminal & Unidirectional device. > The Symbol for the diode is the principal signistry

- The p-n junction diode will operate in 2 types of biases, 1. Forward bias. 2. Reverse bias.
- In Fordward Bias mode it will be worked as an onswitch.
- In Reverse Bras mode, it will be worked as
 - construction: ⇒ Reverse ⇒ and and an off Switch. Zth group elements to

auna print print

One Semiconductor material is doping with tone side and the another side doping with III'd group elements. we can form a p-njunction diode.

The Ind group elements like Boron, Aluminian, gallium, Indium, Thalium forms the p-type, the Vth group clements are P, AS, Antimony, Bi forms the n-type Semiconductors. (Sb) parter potential


F 10	
ေဓိဓိဓိဓိ	1. type Dumicendur DO DO
00000	FODD
00000	
00000	
DEEEE	Mana

- > In P-type Semiconductor the majority charge carriers are holes and minority charge carriers are electrons. -> In N-type Semicondutor the majority charge carriers are dectrons & minority charge carriers are lides.
- -> In open circuit p-n junction because of concentration difference the holes attracted by the electrons

and the electrons altracted by the holes. Brecause of Therefore the hole will recombine with electron & it forms and immobile sions at the junction.

+ The immobile ions will form a charge by integrating the charge we get the voltage. This voltage called contact potential or Barrier potential or Cutting Voltage. .cut-in

-> The Cut-in Voltage for Silicon is 0.6-0.7V. -> The Cut-in Voltage for Germanium is 0.2-0.3V




-> The electron & hale recombination occur until the equilibrium constition (condition)

No further recombination from e- to hole & vice versa.

- -> Because of Immobile ions some region is depleted that region is called depletion region (or) Spacecharge region. have only charge do not have speed
- The depletion width for a normal phjunction diode is 0.1 ym - 1 ym.
- → The charge developed across the junction is depend on the width of the depletion region & the charge developed due to the holes is given by [P=-NAq]
- → The charge developed due to the holes is No9 dectrop
- → The depletion width is depending on the doping concentration. Wx I + + 1 NA ND

The potential developed across the junction is given by $V_0 = \int \frac{2E}{2} v_0 \left[\frac{1}{NA} + \frac{1}{ND} \right]$



Diffusion Current:=>

The Current which is due to the diffusion of carrier because of concentration gradient or density difference then it is called diffusion current.

"Diffusion current density is directly proportional to the concentration gradient.

$$\frac{d\eta}{dx} = \frac{n_2 - n_1}{\pi_2 - \chi_1}$$

$$\frac{dP}{dx} = \frac{P_2 - P_1}{\pi_2 - \chi_1}$$

The diffusion current due to the holes is

$$J_{p} = -q D_{p} dp$$

$$p dx$$


$$J_{n} = -q D_{n} dn$$

$$dx$$

Drift Current: > The current is due to the drifting of carries because of applied Electric field is called drift current. -> The current is nothing but flow of e-'s cor) charge carriers if the charge carriers is due to applied Flectric field then it is called drift current.


-> Drift current due to the holes is Ip = PQ MpA 11 due to the electrons is In = ng MnA 11 (

-> The p-n junction diode opere ated in 2 modes one is Forward Dias & Reverse bias.



-, In this bias the positive terminal is connected is pside & Negative is connected to n-side.

-> When p-n junction is forward bias the junction voltage is reduces and also it is lesser than the forward bias voltage.



Reverse bias ??

the electrons will get survey In Forward Bias the junction width is depends on the doping concentration & temperature.


If the temperature Te's the junction width be's vice verse In forward bias P-n junction didde the cutting voltage for Silicon is 0.6 (07) 0.7 v for Germanium 15 0.2/070.3 V.

for torward blas -> The junction voltage (or) Cutting voltage in pnjunction diode is $V_0 = \int \frac{2E}{2} (V_j - V) \left[\frac{1}{N_A} + \frac{1}{N_D} \right]$ -> In forward bias condition the diode us in short circuit & it will be work as an on Sabitch. · Symbol - - - F.B condition. a mode (Practical mode) \rightarrow piece wise Linear Model. 0-1-m Rw Reverse Biag :=> In this the possible connected to n-side & megative connected to the p-side. -> In Reverse bias condition the didde work as an off Switch i.e High resistance device. 000000000 4 +

→ In Reverse Bias Condition the -ve power supply connected to p-side because of this the holes will get attracted by the electrons then sum of the holes will more away from the junction. At another side the electrons will get attracted by the holes. Because of this reason the electron also will more away from the junction. Therefore no charges present across the junction i.e the junction width is increased.

I Due to the larger width no carrier will move towards the junction.

Therefore no current due to the majority charge carriers but some current p exist due to minority charge current that current called as Leakage current.



In Reverse bias p-n junction the depletion region/width is maximum. Therefore the maximum voltage is existed across the junction. In

~ Generally the dide current Equation is given by

$$I = I_0 \left(e^{V/N} V_T - 1 \right)$$

I = diode Current. Io = Leakage avrient V = Voltage atross the junction VT = Thermal Voltage i.e I II,600 M = 1 for Germantum & 2 for Sulicon

Generally

-> In Ferward bias mode the Euriction voltage is equal to $I = I_0 \left(\frac{e^{V_j}}{\eta V_{T-1}} \right)$ In Forward bias $V_j = V_0 - V$ → Br Reverse bias Vj = Vo+V

to represente charge auxient

Applications:=>

1) It is used as a switch.

2) Used as a Rectifier.


3) Clippers ->cut

+> Clampers -> hold

5) Matti vib-

Rectifiers: => N.N. Jup


The purpose of the rectifier is used to convert pulsating DC Acto



The rectifiers are of 2 types 1. Half wave rectifier 2. Fullwave rectifier. J. Centre tapped fullwave in Roversi bios p. a. ju II. Bridge Rectifier. 2 official munition filter without 1. Half Wave Rectifica :-> IN 4007 T- d'ad (Cur Vourage comento Veltage atress = Frinnas rectage unnerwest 2 at 1 -

The connection of the half wave rectifier has shown above. In this one step down transformer, one PN Junction diode, 1 lood resistance is used. Across the load resistor the output is taken. Operation:=> During the positive that Cycle:-> In this case the p-n junction didde is in forward Bias that means it is short circuited ine the total current will be delivered across the load resistance (RE) S.C 230V 230V 7 Sotter ->In Ideal case the total Voltage will delivered across the Load resistor (RL) but in practical case some voltage drop existed across the diode. art Idra practia V6 Aw SOHZ Jr In Fordard bias condition the diode acts like a the be ather person good to a on Switch. During the Negative Half Cycle: => In this case the didde is in reverse bias that means It acts like a open circuit, no Encirent will travel to the load resistor (RL) & Hence no voltage existed across the output of the drode. 6. C tVe Vm R,

-> Ideally voltage drop across the Load resistor is zero? but practically some leakage current is travelled to ward the R, i.e nothing but output voltage.



som on -> The half wave rectifier converts AC into pulse rating De that means some noise components are existed with the bc. That noise components are abided by asing a filter current. That filter circuit is a capacitor. It is abided all the noise components existed in the output signal. adden like a open aircourt. -> The pure DC will travel towards the low resistance

RL. Therefore Olp voltage Vo = IdcRL

Analysis:>

Ripple factor: > The Ripple factor of a rectifier given by 3=,

-> The Ripple factor for half-wave sectifier is given by $V_{2} = [.2].$ FOOR 112 11

Efficiency := It is defined as the ratio of DC Olp power to the ACJ/p power

$$\gamma \cdot \eta = \frac{P_{dc}}{P_{ac}} \times 100$$

The efficiency for Half wave rectifier is 40.6%. Peak Inverse Voltage:

It is defined as the maximum voltage of a diode can with stand in its reverse bias condition

STILL - Conter laupped

· Children (

ator, battited insta

Nosit to vice

VFULI Load

Transformer utilisation Factor:=>

It is rating of the transformer used in the rectifiers circuit

$$rof = fdc$$

Par (rated) the positive boards have


Da

Form factor = 1.57

 $\pi \qquad \pi R_L$ $\Rightarrow I_{rms} = I_m \quad V_{rms} = V_m$

Disadvantages:-> 1. The Ripple factor is low

2. Efficiency is low i.e 40.6%. 3. TUF is also Low.



Construction: >

In this one Center trapped transformer is required, 2 diodes and 1 load resistor is required.

> The Center trapped transformer splitted the voltage into


Operation:=>

During the positive half cycle: >>


→ By using the Center tapped transformer the tve half cycle will splitted into 2 portions at diode D₁ it is tve at diode D₂ it is -ve.

to pattor of

→ The diode D₁ is forward biased because of the voltage. → the diode D₂ is reverse brased because of -ve voltage. → The total current will delievered at the across the load resistor via 'D₁'.





- > In ideal case the total voltage will delivered across the RL. But in practically some voltage drop existed across the didde junction.
- \rightarrow The diode D_2 in open circuit condition i.e. it acts as a OFF switch.
- During the Negative balt Cycle: -> - In this case the didde Dy is reverse biased because of
- Negative power supply and the diode Dy is forward biased because of positive power supply. , The total current will deliever across the Load resistor
- R2 Via/through D2.
- -In Ideal the total voltage will appear across the R1 but in practical Some voltage is existed across the junction.



-> The output wave form for the full wave as shown below

rectifier





Analysis:=>

 $\rightarrow \text{The sinusoidal input is applied to the rectities}$ $\rightarrow \text{The input voltage is given that } V_i = V_m \operatorname{sincot}$ $\rightarrow \text{The Current I_i through the diode D_1 is } I_i = \overline{I_m \operatorname{sincot}} \text{ oc } t \in \mathbb{T}_2$ $\Rightarrow \text{The total current } I = I_1 + I_2$ $\Rightarrow \operatorname{Im sincot} + o$

DC OUTPUT CURRENT :=] X

Analysis: >

Sinusoidal voltage vi be applied to the Input of a rectifier

ie Vi= Vmsinot

The current through the load resistor PL is give By
It = Im sinut for
$$0 \le ut \le 11$$

It = 0 for $0 \le ut \le 211$
Similarly The current through Drode P2 and load
Resistor R1 is given by
It = 0 for $0 \le ut \le 11$
It = Im sinut for $\Pi \le ut \le 211$
 \therefore The total current $I = I_1 + I_2$
 Jdc is given by
 Idc is given by
 $Idc = \frac{1}{2\pi} \int I_1 d(ut) + \frac{2\pi}{2\pi} \int I_2 d(ut)$
 $= \lim_{t \to T} \int \int I_1 d(ut) + \frac{2\pi}{2\pi} \int I_2 d(ut)$
 $= \lim_{t \to T} \int \int I_1 d(ut) + \frac{2\pi}{2\pi} = 0.318 Im^2$
 $\int Idc = \frac{2}{2\pi} \int I_1 d(ut) + \frac{2\pi}{2\pi} = 0.318 Im^2$
 $Im = Vm$
 $R_f + R_L$
 $Idc = \frac{3}{2} \frac{V}{\Pi} (R_f + R_L)$
Ref is the forward Lymamic Resistance of

++

(1)

Average (or) De output Voltage (VacorVde) The de output voltage is given by

adarmal innit, galadi

 $V_{dc} = J_{dc} \times R_{\chi} = \frac{2J_{m}}{\chi} R_{L}$

$$V_{dc} = \frac{1}{\pi} \frac{VmR_{L}}{R_{F} + R_{L}}$$

$$I_{f} = R_{L} \gg R_{f} + then \quad V_{dc} = \frac{2Vm}{\pi}$$

$$I_{f} = R_{L} \gg R_{f} + then \quad V_{dc} = \frac{2Vm}{\pi}$$

$$I_{f} = R_{L} \gg R_{f} + then \quad V_{dc} = \frac{2Vm}{\pi}$$

$$I_{f} = \frac{1}{\sqrt{\pi}} \int_{0}^{1} I_{L}^{-1} d(\omega t) \int_{0}^{1/2} \int_{0}^{1} I_{L}^{-1} d(\omega t) \int_{0}^{1} I_{L}^{-1} d(\omega t) \int_{0}^{1} \int_{0}^{1} I_{L}^{-1} d(\omega t) \int_{0}^{1} \int_{0}^{1} I_{L}^{-1} d(\omega t) \int_{0}^$$

iv) Rms output voltage! (V_{rms}) !=) Rms voltage across the load is given by $V_{rms} = I_{rms} \times R_L = V_m \times R_L$ $V_2(R_1+R_2)$ $V_{rms} = V_m$ $V_2(1+\frac{R_1}{R_L})$ if $R_L >>R_5$ them $V_{rms} = V_m$ N> Rectifier Efficiency !=> The ratio of oc output power to the ac input power $\therefore y = \frac{Pdc}{Pac}$ $P_{dc} = I_{dc} \times R_L = 4 Im R_L$ Pac = I'ms (RL+Rf) $Y = \frac{Pac}{Pdc} = 4 \pm \tilde{m}RL \times \frac{2}{Tm^{2}}$ $Tm^{2} (RL+R+)$ $7. \eta = \frac{81.2}{1+Rt}$: Theoritically rectifier efficiency RL is 81.27. when $\frac{RL}{Rt} = 0$. Ripple tactor: => It is given by $d = \sqrt{\left(\frac{J_{xms}}{J_{dc}}\right)^2 - 1}$ (or) $d = \sqrt{\left(\frac{V_{xms}}{V_{dc}}\right)^2 - 1}$ $\gamma = \sqrt{\left(\frac{1}{2}\sqrt{\frac{1}{2}}\right)^{2}}$ $d = \sqrt{\frac{11}{2\sqrt{2}}} = 0.48 \Rightarrow d = \sqrt{\frac{11}{2\sqrt{2}}} = 1$ 1. of Regulation:=> Vnoload - VFall Load = 0.48 $= 2 \frac{Vm}{T} - \left[\frac{2 Vm}{T} - \frac{1}{3 c Rf}\right] \times 100$ Vdc = Idcx Rc 2Vm - IdeRf = 2 ImPL Idc Rt x100 IdeRI = 2 Vm - Idc Rp Y- Regulation = RA X100 Transformer utilization factor:=> TUF = (TUF)P + (TUF)S + (TUF)S= 0.812+0.287 +0.287 = 0.693 (TOF) ON = 0.693

Peak Inverse voltage := It is the maximum possible voltage across diode when it is Reverse brased

$$P_2 = Vm + Vm = 2Vm$$

Form factor: > It is defined as the rms value of the ac component present in the output to the average value of the component present in the de output

$$= \frac{\mathrm{Im}}{\sqrt{2}} = 0.707 \mathrm{Im}$$
$$\frac{2\mathrm{Im}}{11} = 0.63 \mathrm{Im}$$

F

= 1012


Peak factor: >> It is defined as the ratio of peak value of the output to the sms value of the ac component present in the output

 $P = Im = \sqrt{2} = 1.414\mu$ $Im \sqrt{3}$

BRIDGE RECTIFIER: > (Without tilter)

90

- -> The full wave rectifier circuit requires a center tapped transformer.
- -> In full wave rectifier only one half of the AC voltage is utilized to convert into DC output.
- -> The need of centre tapped transformer is eliminated in the bridge rectifier circuit.





CONSTRUCTION:


→ In this Bridge Rectifier circuit one step down transformer and 4 diodes, 1 Load resistor is used. Here the 4 diodes are connected in the form of bridge so it is called Bridge rectifier. → The output is taken across the RL.

Operation :=>

During the positive halt cycle :=









DELL'AN

- -> In this case Di, D3 are Forward bias & D2; D4 are teverse bias
- > The conducting diodes are in series with the load resistor RL

During Negative half cycle:>

During the -ve half cycle the two voltage will deliever across the anodes of D₂ and D₄, the -ve voltage will deliver atross the eathodes of D₂ and D₄. So the diodes D₂ and D₄ are in Forward Bias and the diode D₁ and D₃ are in Reverse Bias because of the two power supply across cathode of D₁ and D₃.






V-I characteristics of P-N Junction diode :=> The diode will operated in 2 modes 1. Forward bias mode

2 Reverse bias mode.

Forward Bias: > The p-type is connected is positive and N. type is connected to Negative then the diode will be in forward Bias.



Cut-in-voltage:=

E Para

Stenit X.

-> It is the minimum voltage for the drode to flow the current in it.

- The cut-in-voltage for si is 0.6 08 0.7 and Gie is 0.2 (01) 0.3.
- -> The cut-in-voltage will depends on the doping concentration and temperature.

-> The cliede current Equation is ID = Io(e V/MVr _1) Ge si

Io Leakage current V - Jan chion voltage

MR 10.7 V.

ID = JO EVINVE [= JO << JO EVINVE]

et a a ma

herentation and state to the hereit


-> Var afé nos

WOMER THOR


will decrease. In 50 40 30

Revense bias: condition :==

The p-type is connected into p-type is connected to the then the diode is in reverse bias



Reverse bias condition the current will flow because >In of minority charge carriers that current is called as Leakage current.



IDE IO (eVIMVT-1) 100 $Ip = Io e^{V/y}V_{T} - Io$

 $J_D = -J_0 \begin{bmatrix} \vdots & J_0 >> J_0 C V V V_T \end{bmatrix}$ Diode

Static Resistance: =>

-> The diode Offers 2 resistance

1. Static Resistance


2. Dynamic Resistance.

1. Static Resistance :=> It is the resistance offered by the p-n junction diode under , Dc conditions. Therefore the static resistance is also called as De resistance. -> It is the ratio of voltage across the diode to current through the diode.

 $R_s = \frac{V_D}{I_D}$

ALTI > The resistor offered in forward bias condition is called Forward static resistance.





(contra)

the resistor


and all coloradas at sa

IF



Dynamic Resistance: It is the resistance offered by the p-n junction diode under Ac conditions. Therefore the dynamic resistance is also called as Ac resistance.

- The DC resistance is always greater than Dynamic resistance the dynamic resistance is represented with (x)
- The Dynamic resistance is the reciprocal of the V-.



· · · · ·	Forward dynamic Resistance 1= x = yVT Dittusion Capacitance 1= x = yVT TF → change in the charge with respect to change in voltage is called capacitance. → In Forward Bias condition the p-n junction diode others some capacitance that capacitance is called Ditfusion capacitance. → Generally it ranges from pano faraday to Micro Farad nF - HF
	→ The dittusion capacitance is directly proportional to the current which tlows from the junction.
	Co \times I to the there didde to control in the control of the cotin to the Mornal the Schott I. $P_{0,2} = 60$ the cotin voltage is availy that I V_{1} is did the didte
	→ The diffusion capacitance is possible due to the holes & due to the electrons. Diode Switching Characteristics :>
	1. Switching time of a P-N Junction Orocce is appendix Reverse recovering time.
	time should be less. 3. Switching time of a projunction drode is q=10 times of
	4. Commerically the available p-N Junction diades are with the switching speed of micro seconds - Nano with the switching speed of micro seconds - Nano
	diodes gives the Switching speed of range pico seconds. (10-12)
	CORRECTION CONTRACTOR

1

Die

> A diode which is designed with power dissapation capabilities and to operate in break down region. > The zener diode is a heavily doped P-N Junction diode -> To make the zener diode silicon is used because it with stands for higher temperature. The second P N cathode plan burnet owning Anode

-> The zener diode torward characteristics are similar to the Normal PN Junction diode but the cat-in voltage is greater than the P-N Junction dide.

The difficien capacitance is to the surrent ashish flows the

Didde Sant tenting Che Bert

End 3

-> The zener diode always operates in reverse breatdown And the second s

->. The Zener diode will operate in 2 modes 1. Forward bias 2. Reverse bias.

GOOGOCO

COCOCO

GADADAD

COCOCO COCOCO 0000000 0000000 600000 00000

connectically the tout re Seconda - Mano -> The Zener. dide break down occurs, in because of Avalanche Effect i.e. Avalanche Break down, Zener Parkeavily Aoged N+ Break down Beronds, in 19

0000000

0000000

00000000

Reverse Biasi -> Condition :=>

quoies sufficient

301100 stor of

1 + 1

new corrie

parde utility u

The zener didde is designed to operate in Reverse bias mode i.e it going to be work in reverse break down region.

-> AT Low doping concentration at high reverse bias Avalanche Break down eoccurs.

SSE

-> AT high doping concentration and Low reverse bias zener Break down occurs.


CODEDE balance allegist

DEDEDEN 10 alt most yours

to and all es


+ . thread site

Salt accounts 1




DEADEDED

38 200 0000



The zener breakdown voltage is less than the Avalanche breakdown voltage.



TODOCOLOGIC

V-J characteristics :>


less than the Avalance

Tunnel Mave diode :=>


1. It is a special type p-N Junction dide. 2. It is made up of degenerative semiconductor Low output away

Catopolaovana401

. If is used as



- 3. In Tunnel diode the cut in voltage more than normal P-N Junction diodeta ut - 11: Dansold stil oale at dal In Tunnel diode the depletion region width is not paran an + ph Jar drade. Ug + around 100 A°
 - semiconductor characteristics of a Tannet diode is shown 5. The V-I IFD works bouch on setimited about on 11 below ;



loco coupling power, ettraieray.

- The peak and valley points of Tunnel dilode offers b'conductivity and infinite resistances and was
- -> In Between these points the tunnel drode offers -ver resistance and these characteristics is used to degenerate into oscillations. S Harponic distortion

Advantages'=

1. Low cost.

2. Small size.

3. Low noise.

4. Low power

5. Simple to Fabricalt.

GUNDER NOVE STRATE Disadvantage:=> special type p N Junction died. 1. It is 2, terminal device promotion to an about si

2. Low output swing.

Applications:=>

- s. It used as Microwave oscillator
- 2. It is used as high speed switch. 1

LED: _ converts electrical signal into Light signal .

- -> LED stands for light emitting diodet should be the > LED is also like Normal PN-Junction drode; but its doping concentration is slightly more than the normal, PN Junction drode.
 - around, 100 As > LED made up of direct band gap semiconductors LED works based on stimulated obosorption and spontaneous emission.
 - -> The symbol of the LED 1s
 - -> LED operates in Forward bias. k Advantages :=>

1. Low cost

2. Simple, Fabricate.

3, Simple drive circuit.

4. Low temperature dependency. Dro etivitablis s' the peak and valley points In Betweer these points the turner directes patrovbasid

9. Low directivity manufactor provide sente bio ponotaises

2. Harmonic distortion. anoitallisso atris sonatalas 3. Low coupling power efficiency Electrical = Light

1. 1000 0051

... Small size.

3. LOQ NOISC


4. 1000 20002

Spontaneow Emission

Stimulated atom

photo diode := convert light signal into didrical signal

It is also like Normal PN Junction diode. But its doping concentration is slightly less than the Normal PN Junction Diode.



-> photo diode operates In Reverse Bias The felement current is Ip = Io [1-e-0/nv+] + Is Dark current

Respensivity: = It is the ratio of photo diode output current to incident power:

$$R = \frac{J_P}{Po} A | W$$

"The photo deode is used to convert the light signal into electrical signal".

-> The symbol of photo diode is a Dto Advantages:->

1 Sample and Fabricate

2. Low cost

3. Linearily


4. Low Temperature Dependency. Drs advantages!=>

- 1 Low coupling power efficiency
- 2- Harmonic Distribution
- 3. Low Directivity


UTANT CALINO

a gaar in

light = Electrical




Un-Brased -ve clipper: -> The -ve clippers are used to clip the -ve portions of the wave form and allow the the portion of the wave form.




case(i) +ve half cycle :=>


In this case the diode D is in forward bias condition i.e and state" and hence the total current will delivered across The RL



<u>case ii</u> -ve half cycle: In this case the diode D is in Reverse bias i.e off state " and hence no current will delivered across RL.





the Brased clippen:>>



4

case(i):→ During the tve halt cycle the same portrop of the input signal lesser than reference voltage. In this case, the diode is In R.B 1.e Sc. and Hence the total current will developed across RL





case(i) During the tve halt cycle The Input voltage is greater than the -ve reference voltage.

-> In this case the diode D1 is In R.B I.e open circuit a hence the total current will delievered across the RL Hence Olp = In/p]

$$V_{0} = U_{m} \times \frac{R_{L}}{R_{i} + R_{L}}$$

$$V_{max} = V_{max} \cdot \frac{R_{L}}{R_{i} + R_{L}}$$

ease is During the -ve half cycle the Input is less than the -ve reference then the diode is on' state ine Forward Bias & hence the output voltage Now become

UNIT-II

BIPOLAR JUNCTION TRANSISTOR

The transistor was invented in 1947 by John Bardeen, Walter Brattain and William Shockley at Bell Laboratory in America.

A transistor is a semiconductor device, commonly used as an Amplifier or an electrically Controlled Switch.

There are two types of transistors:

- 1) Unipolar Junction Transistor
- 2) Bipolar Junction Transistor


In Unipolar transistor, the current conduction is only due to one type of carriers i.e., majority charge carriers. The current conduction in bipolar transistor is because of both the types of charge carriers i.e., holes and electrons. Hence it is called as Bipolar Junction Transistor and it is referred to as BJT.

BJT is a semiconductor device in which one type of semiconductor material is sand witched between two opposite types of semiconductor i.e., an n-type semiconductor is sandwiched between two p-type semiconductors or a p-type semiconductor is sandwiched between two n-type semiconductor. Hence the BJTs are of two types.

They are:

1)	n-p-n Transistor
2)	p-n-p Transistor

The two types of BJTs are shown in the figure below.



The arrow head represents the conventional current direction from p to n.

Transistor has three terminals.

- 1) Emitter
- 2) Base
- 3) Collector

G F Harish Reddy, Department of ECE-MRITS

Transistor has two p-n junctions. They are:

- 1) Emitter-Base Junction
- 2) Collector-Base Junction

Emitter: Emitter is heavily doped because it is to emit the charge carriers.

- **Base:** The charge carriers emitted by the emitter should reach collector passing through the base. Hence base should be very thin and to avoid recombination, and to provide more collector current base is lightly doped.
- **Collector:** Collector has to collect the most of charge carriers emitted by the emitter. Hence the area of cross section of collector is more compared to emitter and it is moderately doped.

Transistor can be operated in three regions.

- 1) Active region.
- 2) Saturation region.
- 3) Cut-Off region.

Active Region: For the transistor to operate in active region base to emitter junction is forward biased and collector to base junction is reverse biased.

Saturation Region: Transistor to be operated in saturation region if both the junctions i.e., collector to base junction and base to emitter junction are forward biased.

Cut-Off Region: For the transistor to operate in cut-off region both the junctions i.e., base to emitter junction and collector to base junction are reverse biased.


Transistor can be used as

1) Amplifier 2) Switch

For the transistor to act as an amplifier, it should be operated in active region. For the transistor to act as a switch, it should be operated in saturation region for ON state, and cut-off region for OFF state.

Transistor Operation:

Working of a n-p-n transistor:




The n-p-n transistor with base to emitter junction forward biased and collector base junction reverse biased is as shown in figure.

As the base to emitter junction is forward biased the majority carriers emitted by the n-type emitter i.e., electrons have a tendency to flow towards the base which constitutes the emitter current $I_{\text{E}}.$

As the base is p-type there is chance of recombination of electrons emitted by the emitter with the holes in the p-type base. But as the base is very thin and lightly doped only few electrons emitted by the n-type emitter less than 5% combines with the holes in the p-type base, the

remaining more than 95% electrons emitted by the n-type emitter cross over into the collector region constitute the collector current.

The current distributions are as shown in fig



The p-n-p transistor with base to emitter junction is forward biased and collector to base junction reverse biased is as show in figure.

As the base to emitter junction is forward biased the majority carriers emitted by the p-type emitter i.e., holes have a tendency to flow towards the base which constitutes the emitter current I_{E}

As the base is n-type there is a chance of recombination of holes emitted by the emitter with the electrons in the n-type base. But as the base us very thin and lightly doped only few electrons less than 5% combine with the holes emitted by the p-type emitter, the remaining 95% charge carriers cross over into the collector region to constitute the collector current.

The current distributions are shown in figure.

$$\mathbf{I}_{\mathsf{E}} = \mathbf{I}_{\mathsf{B}} + \mathbf{I}_{\mathsf{C}}$$

Current components in a transistor:

The figure below shows the various current components which flow across the forwardbiased emitter junction and reverse-biased collector junction in P-N-P transistor.




Figure. Current components in a transistor with forward-biased emitter and reverse-biased collector junctions.

The emitter current consists of the following two parts:

- 1) Hole current I_{pE} constituted by holes (holes crossing from emitter into base).
- 2) Electron current I_{nE} constituted by electrons (electrons crossing from base into the emitter).

Therefore, Total emitter current $I_E = I_{pE}$ (majority)+ I_{nE} (Minority)

The holes crossing the emitter base junction J_{E} and reaching the collector base junction J_{C} constitutes collector current I_{pC} .

Not all the holes crossing the emitter base junction J_E reach collector base junction J_C because some of them combine with the electrons in the n-type base.

Since base width is very small, most of the holes cross the collector base junction J_C and very few recombine, constituting the base current ($I_{pE} - I_{pC}$).

When the emitter is open-circuited, $I_E=0$, and hence $I_{pC}=0$. Under this condition, the base and collector together current I_C equals the reverse saturation current I_{CO} , which consists of the following two parts: I_{PCO} caused by holes moving across I_C from N-region to P-region.

 I_{nCO} caused by electrons moving across I_C from P-region to N-region. $I_{CO} = I_{nCO} + I_{pCO}$

In general, $I_C = I_{nC} + I_{pC}$

Thus for a P-N-P transistor, $I_E = I_B + I_C$

Transistor circuit configurations:

Following are the three types of transistor circuit configurations:

- 1) Common-Base (CB)
- 2) Common-Emitter (CE)
- 3) Common-Collector (CC)

Here the term 'Common' is used to denote the transistor lead which is common to the input and output circuits. The common terminal is generally grounded.

It should be remembered that regardless the circuit configuration, the emitter is always forward-biased while the collector is always reverse-biased.




Fig. Common - emitter configuration





Fig. Common – Collector configuration Common – Base (CB) configurations:

In this configuration, the input signal is applied between emitter and base while the output is taken from collector and base. As base is common to input and output circuits, hence the name common-base configuration. Figure show the common-base P-N-P transistor circuit.



Current Amplification Factor (α):

When no signal is applied, then the ratio of the collector current to the emitter current is called dc alpha (α_{dc}) of a transistor.

$$\alpha_{dc} = \frac{-I_C}{I_E}, \qquad (1) \qquad (\text{Negative sign signifies that } I_E \text{ flows into transistor})$$

 α' of a transistor is a measure of the quality of a transistor. Higher is the value of α' , better is the transistor in the sense that collector current approaches the emitter current.

By considering only magnitudes of the currents, $I_c = \alpha I_E$ and hence $I_B = I_E - I_C$

Therefore, $I_B = I_E - \alpha I_E = I_E(1 - \alpha)$ (2)

When signal is applied, the ratio of change in collector current to the change in emitter current at constant collector-base voltage is defined as current amplification factor,

For all practical purposes, $\alpha_{dc} = \alpha_{ac} = \alpha$ and practical values in commercial transistors range from 0.9 to 0.99.

Total Collector Current:

The total collector current consists of the following two parts:

- i) ${\cal C}$ I_E , current due to majority carriers
- ii) I_{CBO}, current due to minority carriers

... Total collector current

$$I_{C} = \alpha I_{E} + I_{CBO} \dots (4)$$

The collector current can also be expressed as $I_{C} = \alpha (I_{B}+I_{C}) + I_{CBO}$ (: $I_{E} = I_{B} + I_{C}$)

$$\Rightarrow I_C(1-\alpha) = \alpha I_B + I_{CBO}$$
$$\Rightarrow I_C = \left(\frac{\alpha}{1-\alpha}\right) I_B + \left(\frac{1}{1-\alpha}\right) I_{CBO} \quad \dots \quad (5)$$

Common-Emitter (CE) configuration:

In this configuration, the input signal is applied between base and emitter and the output is taken from collector and emitter. As emitter is common to input and output circuits, hence the name common emitter configuration.

Figure shows the common-emitter P-N-P transistor circuit.




Fig. Common-Emitter PNP transistor amplifier.

Current Amplification Factor (β):

When no signal is applied, then the ratio of collector current to the base current is called dc beta (β_{dc}) of a transistor.

When signal is applied, the ratio of change in collector current to the change in base current is defined as base current amplification factor. Thus,

From equation (1), $I_C = \beta I_B$

Almost in all transistors, the base current is less than 5% of the emitter current. Due to this fact, ' β ' ranges from 20 to 500. Hence this configuration is frequently used when appreciable current gain as well as voltage gain is required.

Total Collector Current:

The Total collector current $I_{C} = \beta I_{B} + I_{CEO}$ (3)

Where $I_{\mbox{\scriptsize CEO}}$ is the leakage current.

But, we have,
$$I_C = \left(\frac{\alpha}{1-\alpha}\right)I_B + \left(\frac{1}{1-\alpha}\right)I_{CBO}$$
(4)

Comparing equations (3) and (4), we get

$$\beta = \frac{\alpha}{1-\alpha}$$
 and $I_{CEO} = \frac{1}{1-\alpha} I_{CBO}$ (5)

Relation between α and β :

We know that
$$\alpha = \frac{I_C}{I_E}$$
 and $\beta = \frac{I_C}{I_B}$
 $I_E = I_B + I_C$ (or) $I_B = I_E - I_C$
Now $\beta = \frac{I_C}{I_E - I_C} = \frac{\frac{I_C}{I_E}}{1 - \frac{I_C}{I_E}} = \frac{\alpha}{1 - \alpha}$ (6)
 $\Rightarrow \beta(1 - \alpha) = \alpha$ (or) $\beta = \alpha(1 + \beta)$
 $\Rightarrow \alpha = \frac{\beta}{1 + \beta}$ (7)
It can be seen that $1 - \alpha = \frac{1}{1 + \beta}$ (8)

Common – Collector (CC) Configuration:

In this configuration, the input signal is applied between base and collector and the output is taken from the emitter. As collector is common to input and output circuits, hence the name common collector configuration. Figure shows the common collector PNP transistor circuit.




Fig. Common collector PNP transistor amplifier.

Current Amplification Factor (γ):

When no signal is applied, then the ratio of emitter current to the base current is called as dc gamma ($\gamma_{
m dc}$) of the transistor.

$$\gamma_{dc} = \gamma = \frac{I_E}{I_B} \tag{1}$$

When signal is applied, then the ratio of change in emitter current to the change in base current is known as current amplification factor ` γ '.

This configuration provides the same current gain as common emitter circuit as $I_E \approx I_C$ but the voltage gain is always less than one.

Total Emitter Current:

We know that
$$I_E = I_B + I_C$$

 $I_E = I_B + (\alpha I_E + I_{CBO})$
 $\Rightarrow I_E (1-\alpha) = I_B + I_{CBO}$
 $\Rightarrow I_E = \frac{I_B}{1-\alpha} + \frac{I_{CBO}}{1-\alpha}$
(or) $\Rightarrow I_E = (1+\beta)I_B + (1+\beta)I_{CBO}$ (3) $\left(\because \frac{1}{1-\alpha} = 1 + \beta H_{CBO} + H_{CBO}$

Relation between γ and α :

We know that
$$\gamma = \frac{I_E}{I_B}$$
 and $\alpha = \frac{I_C}{I_B}$
Also $I_B = I_E - I_C$
Now $\gamma = \frac{I_E}{I_E - I_C} = \frac{1}{1 - \frac{I_C}{I_E}} = \frac{1}{1 - \alpha}$
 $\therefore \gamma = \frac{1}{1 - \alpha}$ (4)
Relation between γ and β :
We know that $\frac{1}{1 - \alpha} = 1 + \beta$

Characteristics of Common-Base Circuit:

The circuit diagram for determining the static characteristic curves of an NPN transistor in the common base configuration is shown in fig. below.

β






Fig. Circuit to determine CB static characteristics.

Input Characteristics:


To determine the input characteristics, the collector-base voltage V_{CB} is kept constant at zero volts and the emitter current I_E is increased from zero in suitable equal steps by increasing V_{EB} . This is repeated for higher fixed values of V_{CB} . A curve is drawn between emitter current I_E and emitter-base voltage V_{EB} at constant collector-base voltage V_{CB} .





Early effect (or) Base – Width modulation:

As the collector voltage V_{CC} is made to increase the reverse bias, the space charge width between collector and base tends to increase, with the result that the effective width of the base decreases. This dependency of base-width on collector-to-emitter voltage is known as Early effect (or) Base-Width modulation.



Thus decrease in effective base width has following consequences:

- i. Due to Early effect, the base width reduces, there is a less chance of recombination of holes with electrons in base region and hence base current ${\rm I}_{\rm B}$ decreases.
- ii. As I_B decreases, the collector current I_C increases.
- iii. As base width reduces the emitter current I_E increases for small emitter to base voltage.
- iv. As collector current increases, common base current gain (α) increases.

Punch Through (or) Reach Through:

When reverse bias voltage increases more, the depletion region moves towards emitter junction and effective base width reduces to zero. This causes breakdown in the transistor. This condition is called "Punch Through" condition.

Output Characteristics:

To determine the output characteristics, the emitter current I_E is kept constant at a suitable value by adjusting the emitter-base voltage V_{EB} . Then V_{CB} is increased in suitable equal steps and the collector current I_C is noted for each value of I_E . Now the curves of I_C versus V_{CB} are plotted for constant values of I_E and the output characteristics thus obtained is shown in figure below.




Fig. CB Output characteristics

From the characteristics, it is seen that for a constant value of I_E , I_C is independent of V_{CB} and the curves are parallel to the axis of V_{CB} . Further, I_C flows even when V_{CB} is equal to zero. As the emitter-base junction is forward biased, the majority carriers, i.e., electrons, from the emitter are injected into the base region. Due to the action of the internal potential barrier at the reverse

biased collector-base junction, they flow to the collector region and give rise to I_{C} even when V_{CB} is equal to zero.

Transistor Parameters:

The slope of the CB characteristics will give the following four transistor parameters. Since these parameters have different dimensions, they are commonly known as common base hybrid parameters (or) h-parameters.

i) Input Impedance (h_{ib}):

It is defined as the ratio of change in (input) emitter to base voltage to the change in (input) emitter current with the (output) collector to base voltage kept constant. Therefore,

$$h_{ib} = \frac{\Delta V_{EB}}{\Delta I_E}$$
 , V_{CB} constant

It is the slope of CB input characteristics curve.

The typical value of h_{ib} ranges from 20 Ω to 50 Ω .

ii) Output Admittance (h_{ob}):

It is defined as the ratio of change in the (output) collector current to the corresponding change in the (output) collector-base voltage, keeping the (input) emitter current I_E constant. Therefore,

$$h_{ob} = \frac{\Delta I_C}{\Delta V_{CB}}$$
, $I_{\rm E}$ constant

It is the slope of CB output characteristics I_C versus V_{CB} .

The typical value of this parameter is of the order of 0.1 to 10μ mhos.

iii) Forward Current Gain (h_{fb}):

It is defined as a ratio of the change in the (output) collector current to the corresponding change in the (input) emitter current keeping the (output) collector voltage V_{CB} constant. Hence,

$$h_{fb} = \frac{\Delta I_C}{\Delta I_E}$$
, V_{CB} constant

It is the slope of I_C versus I_E curve. Its typical value varies from 0.9 to 1.0.

iv) Reverse Voltage Gain (h_{rb}):

It is defined as a ratio of the change in the (input) emitter voltage and the corresponding change in (output) collector voltage with constant (input) emitter current, I_E.

Hence,

$$h_{rb} = \frac{\Delta V_{EB}}{\Delta V_{CB}}$$
, I_E constant.

It is the slope of V_{EB} versus V_{CB} curve. Its typical value is of the order of 10^{-5} to 10^{-4} .

Characteristics of Common-Emitter Circuit:

The circuit diagram for determining the static characteristic curves of the an N-P-N transistor in the common emitter configuration is shown in figure below.





Fig. Circuit to determine CE Static characteristics.

Input Characteristics:

To determine the input characteristics, the collector to emitter voltage is kept constant at zero volts and base current is increased from zero in equal steps by increasing V_{BE} in the circuit. The value of V_{BE} is noted for each setting of I_B . This procedure is repeated for higher fixed values of V_{CE} , and the curves of I_B versus V_{BE} are drawn.






Fig. CE Input Characteristics.

When $V_{CE}{=}0$, the emitter-base junction is forward biased and he junction behaves as a forward biased diode. When V_{CE} is increased, the width of the depletion region at the reverse biased collector-base junction will increase. Hence he effective width of the base will decrease. This effect causes a decrease in the base current I_B . Hence, to get the same value of I_B as that for $V_{CE}{=}0$, V_{BE} should be increased. Therefore, the curve shifts to the right as V_{CE} increases.

Output Characteristics:

To determine the output characteristics, the base current I_B is kept constant at a suitable value by adjusting base-emitter voltage, V_{BE} . The magnitude of collector-emitter voltage V_{CE} is increased in suitable equal steps from zero and the collector current I_C is noted for each setting of V_{CE} . Now the curves of I_C versus V_{CE} are plotted for different constant values of I_B . The output characteristics thus obtained are shown in figure below.




Fig. CE Output characteristics

The output characteristics of common emitter configuration consist of three regions: Active, Saturation and Cut-off regions.

Active Region:

The region where the curves are approximately horizontal is the "Active" region of the CE configuration. In the active region, the collector junction is reverse biased. As V_{CE} is increased, reverse bias increase. This causes depletion region to spread more in base than in collector, reducing the changes of recombination in the base. This increase the value of α_{dc} . This Early effect causes collector current to rise more sharply with

increasing V_{CE} in the active region of output characteristics of CE transistor.

Saturation Region:

If V_{CE} is reduced to a small value such as 0.2V, then collector-base junction becomes forward biased, since the emitter-base junction is already forward biased by 0.7V. The input junction in CE configuration is base to emitter junction, which is always forward biased to operate transistor in active region. Thus input characteristics of CE configuration are similar to forward characteristics of p-n junction diode. When both the junctions are forwards biased, the transistor operates in the saturation region, which is indicated on the output characteristics. The saturation value of V_{CE} , designated $V_{CE}(Sat)$, usually ranges between 0.1V to 0.3V.

<u>Cut-Off Region</u>: When the input base current is made equal to zero, the collector current is the reverse leakage current I_{CEO} . Accordingly, in order to cut off the transistor, it is not enough to reduce $I_B=0$. Instead, it is necessary to reverse bias the emitter junction slightly. We shall define cut off as the condition where the collector current is equal to the reverse saturation current I_{CO} and the emitter current is zero.

Transistor Parameters:

The slope of the CE characteristics will give the following four transistor parameters. Since these parameters have different dimensions, they are commonly known as Common emitter hybrid parameters (or) h-parameters.

i) Input Impedance (h_{ib}):

It is defined as the ratio of change in (input) base voltage to the change in (input) base current with the (output) collector voltage (V_{CE}), kept constant. Therefore,

$$h_{ie} = \frac{\Delta V_{BE}}{\Delta I_B}$$
 , ΔV_{CE} constant

It is the slope of CB input characteristics I_B versus V_{BE} .

The typical value of h_{ie} ranges from 500 Ω to 2000 Ω .

ii) Output Admittance (h_{oe}):

It is defined as the ratio of change in the (output) collector current to the corresponding change in the (output) collector voltage. With the (input) base current I_{B} kept constant. Therefore,

$$h_{Oe} = \frac{\Delta I_C}{\Delta V_{CE}}$$
 , I_B constant

It is the slope of CE output characteristics I_C versus V_{CE} .

The typical value of this parameter is of the order of 0.1 to 10μ mhos.

iii) Forward Current Gain (h_{fe}):

It is defined as a ratio of the change in the (output) collector current to the corresponding change in the (input) base current keeping the (output) collector voltage V_{CE} constant. Hence,

$$h_{fe} = \frac{\Delta I_C}{\Delta I_B}$$
, V_{CE} constant

It is the slope of I_{C} versus I_{B} curve.

Its typical value varies from 20 to 200.

iv) Reverse Voltage Gain (h_{re}):

It is defined as a ratio of the change in the (input) base voltage and the corresponding change in (output) collector voltage with constant (input) base current, I_B . Hence,

$$h_{re} = \frac{\Delta V_{BE}}{\Delta V_{CE}}$$
, $I_{\rm E}$ constant.

It is the slope of V_{BE} versus V_{CE} curve.

Its typical value is of the order of 10^{-5} to 10^{-4} .

Characteristics of common collector circuit:

The circuit diagram for determining the static characteristics of an N-P-N transistor in the common collector configuration is shown in fig. below.





Fig. Circuit to determine CC static characteristics.

Input Characteristics:


To determine the input characteristic, V_{EC} is kept at a suitable fixed value. The basecollector voltage V_{BC} is increased in equal steps and the corresponding increase in I_B is noted. This is repeated for different fixed values of V_{EC} . Plots of V_{BC} versus I_B for different values of V_{EC} shown in figure are the input characteristics.




Output Characteristics:


Fig. CC Input Characteristics.

The output characteristics shown in figure below are the same as those of the common emitter configuration.





Comparison:



Property	СВ	CE	сс
Input Resistance	Low (About 100Ω)	Moderate (About 750Ω)	High (About 750kΩ)
Output Resistance	High (About 450kΩ)	Moderate (About 45kΩ)	Low (About 25Ω)
Current Gain	1	High	High
Voltage Gain	About 150	About 500	Less than 1
Phase Shift between input and output voltages	0° (or) 360° P C	CRED180°	0º (or) 360º
Applications	For high frequency circuits	For Audio frequency circuits	For impedance matching

Problem:

1 A Germanium transistor used in a complementary symmetry amplifier has $I_{CBO}=10\mu A$ at 27°C and $h_{fe}=50$.

- (a) find I_{c} when $I_{B}=0.25$ mA and
- (b) Assuming h_{fe} does not increase with temperature; find the value of new collector current, if the transistor's temperature rises to 50°C.

Solution:

Given data:
$$I_{CBO} = 10 \mu A$$
 and $h_{fe} (=\beta) = 50$

a) $I_{C} = \beta I_{B} + (1+\beta) I_{CBO}$

 $= 50x(0.25x10^{-3})+(1+50)x(10x10^{-6})A$

=13.01mA

b)
$$I'_{CBO} (\beta = 50) = I_{CBO} \times 2^{(T_2 - T_1)/10}$$

 $= 10 \times 2^{(50-27)/10}$

$$= 10 \times 2^{2.3} \mu A$$

 I_{C} at 50°C is

 $I_C = \beta I_B + (1 + \beta) I'_{CBO}$

 $= 50x(0.25x10^{-3}) + (1+50)x(49.2x10^{-6})$

=15.01 mA.

TRANSISTOR BIASING

Introduction:

The basic function transistor is to do amplification. The process of raising the strength of a weak signal without any change in its shape is known as faithful amplification.

For faithful amplification, the following three conditions must be satisfied:

- i) The emitter-base junction should be forward biased,
- ii) The collector-base junction should be reverse biased.
- iii) Three should be proper zero signal collector current.

The proper flow of zero signal collector current (proper operating point of a transistor) and the maintenance of proper collector-emitter voltage during the passage of signal is known as 'transistor biasing'.


When a transistor is not properly biased, it work inefficiently and produces distortion in the output signal. Hence a transistor is to be biased correctly. A transistor is biased either with the help of battery (or) associating a circuit with the transistor. The latter method is generally employed. The circuit used with the transistor is known as biasing circuit.

In order to produce distortion-free output in amplifier circuits, the supply voltages and resistances in the circuit must be suitably chose. These voltages and resistances establish a set of d.c. voltage V_{CEQ} and current I_{CQ} to operate the transistor in the active region. These voltages and currents are called quiescent values which determine the operating point (or) Q-Point for the transistor.


The process of giving proper supply voltages and resistances for obtaining the desired Q-Point is called biasing.

DC Load Line:

Consider common emitter configuration circuit shown in figure below:



In transistor circuit analysis generally it is required to determine the value of I_C for any desired value of V_{CE} . From the load line method, we can determine the value of I_C for any desired value of V_{CE} . The output characteristics of CE configuration is shown in figure below:



By applying KVL to the collector circuit

$$-V_{C} + I_{C}R_{C} + V_{CE} = 0$$

$$\Rightarrow V_{CC} = I_{C}R_{C} + V_{CE}$$

$$\Rightarrow V_{CE} = V_{CC} - I_{C}R_{C}$$

If the bias voltage V_{BB} is such that the transistor is not conducting then $I_C=0$ and $V_{CE}=V_{CC}$. Therefore, when $I_C=0$, $V_{CE}=V_{CC}$ this point is plotted on the output characteristics as point A.

If
$$V_{CE} = 0$$
 then

$$0 = V_{CC} - I_C R_C$$

$$\Rightarrow I_C = \frac{V_{CC}}{R_C}$$

Therefore, $V_{CE}=0$, $I_C = \frac{V_{CC}}{R_C}$ this point is plotted on the output characteristics as point B.

The line drawn through these points is straight line 'd.c load line'.

The d.c. load line is plot of I_c versus V_{CE} for a given value of R_c and a given level of V_{CC} . Hence from the load line we can determine the I_c for any desired value of V_{CE} .

Operating Point (or) Quiescent Point:

In designing a circuit, a point on the load line is selected as the dc bias point (or) quiescent point. The Q-Point specifies the collector current I_{C_a} and collector to emitter voltage V_{CE} that exists when no input signal is applied.

The dc bias point (or) quiescent point is the point on the load line which represents the current in a transistor and the voltage across it when no signal is applied. The zero signal values of $I_{\rm C}$ ad $V_{\rm CE}$ are known as the operating point.

Biasing:

The process of giving proper supply voltages and resistances for obtaining the desired Q-point is called 'biasing'.

How to choose the operating point on DC load line:

The transistor acts as an amplifier when it is operated in active region. After the d.c. conditions are established in the circuit, when an a.c. signal is applied to the input, the base

current varies according to te amplitude of the signal and causes $I_{\rm C}$ to vary consequently producing an output voltage variation. This can be seen from output characterizes.




Fig. Operating point near saturation region gives clipping at the positive peak.

Consider point A which is very near to the saturation point, even though the base current is varying sinusoidally the output current and output voltage is seen to be clipped at the positive peaks. This results in distortion of the signal.

Consider point B which is very near to the cut-off region. The output signal is now clipped at the negative peak. Hence this two is not a suitable operating point.




Fig. Operating point near cut-off region given clipping at the negative peak.

Consider point C which is the mid point of the DC load line then the output signal will not be distorted.




Fig. Operating point at the centre of active region is most suitable.

A good amplifier amplifies signals without introducing distortion. Thus always the operating point is chosen as the mid point of the DC load line.

Stabilization:

The maintenance of operating point stable is known as 'Stabilization'.

There are two factors which are responsible for shifting the operating point. They are:

- i) The transistor parameters are temperature dependent.
- ii) When a transistor is replaced by another of same type, there is a wide spread in the values of transistor parameters.

So, stabilization of the operating point is necessary due to the following reasons:

- i) Temperature dependence of I_C .
- ii) Individual variations and
- iii) Thermal runaway.

Temperature dependence of I_c:

The instability of I_C is principally caused by the following three sources:

- i) The I_{CO} doubles for every 10°C rise in temperature.
- ii) Increase of β with increase of temperature.
- iii) The V_{BE} decreases about 2.5mV per °C increase in temperature.

Individual variations:

When a transistor is replaced by another transistor of the same type, the values of β and V_{BE} are not exactly the same. Hence the operating point is changed. So it is necessary to stabilize the operating point irrespective of individual variations in transistors parameters.

Thermal Runaway:

Depending upon the construction of a transistor, the collector junction can withstand maximum temperature. The range of temperature lies between 60°C to 100°C for 'Ge' transistor and 150°C to 225°C for 'Si' transistor. If the temperature increases beyond this range then the transistor burns out. The increase in the collector junction temperature is due to thermal runaway.

When a collector current flows in a transistor, it is heated i.e., its temperature increases. If no stabilization is done, the collector leakage current also increases. This further increases the transistor temperature. Consequently, there is a further increase in collector leakage current. The action becomes cumulative and the transistor may ultimately burn out. The self-destruction of an unstabilized transistor is known as thermal runaway.

The following two techniques are used for stabilization.

1) Stabilization techniques:

The technique consists in the use of a resistive biasing circuit which permits such a variation of base current I_B as to maintain I_C almost constant in spite of I_{CO} , β and V_{BE} .

2) Compensation techniques:

In this technique, temperature sensitive devices such as diodes, thermistors and sensistors etc., are used. Such devices produce compensating voltages and current in such a way that the operating points maintained stable.

Stability factors:

Since there are three variables which are temperature dependent, we can define three stability factors as below:

i) <u>S</u>: The stability factor 'S' is defined as the ration of change of collector current I_C with respect to the reverse saturation current I_{CO} , keeping β and V_{BE} constant

G F Harish Reddy, Department of ECE-MRITS

i.e.,
$$S = \frac{\partial I_C}{\partial I_{CO}} \approx \frac{\partial I_C}{\partial I_{CO}} | V_{BE}, \beta \text{ constant}$$

ii) <u>S'</u>: The stability factor S' is defined as the rate of change of I_C with respect to V_{BE} , keeping I_{CO} and β constant i.e.,

$$S' = \frac{\partial I_C}{\partial V_{BE}} \approx \frac{\partial I_C}{\partial V_{BE}} \Big| I_{\text{co, }\beta \text{ constant}}$$

iii) <u>S''</u>: The stability factor S'' is defined as the rate of change of I_C with respect to β , keeping I_{CO} and V_{BE} constant i.e.,

$$S' = \frac{\partial I_C}{\partial \beta} \approx \frac{\partial I_C}{\partial \beta} | I_{CO}, V_{BE} \text{ constant}$$

Ideally, stability factor should be perfectly zero to keep operating point stable. Practically, stability factor should have the value as minimum as possible.

Derivation of Stability Factor (S):

For a common emitter configuration collector current is given as,

$$I_{C} = \beta I_{B} + I_{CEO}$$

$$\Rightarrow I_{C} = \beta I_{B} + (1 + \beta) I_{CO} \qquad \dots \dots \dots (1)$$

Differentiating equation (1) w.r.t. I_c keeping β constant, we get

$$1 = \beta \frac{\partial I_B}{\partial I_C} + (1+\beta) \frac{\partial I_{CO}}{\partial I_C}$$
$$\Rightarrow 1 - \beta \frac{\partial I_B}{\partial I_C} = (1+\beta) \frac{\partial I_{CO}}{\partial I_C}$$
$$\Rightarrow \frac{\partial I_C}{\partial I_{CO}} = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}}$$
$$\Rightarrow S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}} \qquad (2)$$

To obtain S' and S'':

In standard equation of I_{C} , replace I_{B} in terms of V_{BE} to get S'. Differentiating equation of I_{C} w.r.t. β after replacing I_{B} in terms of V_{BE} to get S".


Methods of Biasing:


Some of the methods used for providing bias for a transistor are as follows:

- 1) Fixed bias (or) base resistor method.
- 2) Collector to base bias (or) biasing with feedback resistor.
- 3) Voltage divider bias.

1). Fixed bias (or) base resistor method:

A CE amplifier used fixed bias circuit is shown in figure below:





In this method, a high resistance R_B is connected between positive terminal of supply V_{CC} and base of the transistor. Here the required zero signal base current flows through R_B and is provided by V_{CC} .

In figure, the base-emitter junction is forward biased because the base is positive w.r.t. emitter. By a proper selection of R_B , the required zero signal base current (and hence $I_C = \beta I_B$) can be made to flow.

Circuit Analysis:

Base Circuit:

Consider the base-emitter circuit loop of the above figure.

Writing KVL to the loop, we obtain

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$\Rightarrow V_{CC} = I_B R_B + V_{BE}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

But
$$I_C = \beta I_B + I_{CEO}$$

As I_{CEO} is very small, $I_C \approx \beta I_B$

$$\therefore I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$$

 $\Rightarrow \beta, \, V_{CC}, \, V_{BE} \, \text{are constant for a transistor} \qquad \therefore \, \, I_C \, \text{depends on } R_B.$

Choose suitable value of $R_{\scriptscriptstyle B}$ to get constant $I_{\scriptscriptstyle C}$ in active region.

$$\therefore R_B = \frac{\left(V_{CC} - V_{BE}\right)\beta}{I_C} \quad \text{(or)} \quad R_B = \frac{\beta V_{CC}}{I_C} \quad \left(\because V_{BE} << V_{CC}\right)$$

Collector Circuit:

Consider the collector-emitter circuit loop of the circuit.

Writing KVL to the collector circuit, we get

G F Harish Reddy, Department of ECE-MRITS

$$-V_{CC} + I_B R_B + V_{CE} = 0$$
$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$

Stability factor S:

The stability factor S is given by,
$$S = \frac{1+\beta}{1-\beta} \frac{\partial I_B}{\partial I_C}$$

We have $I_B = \frac{V_{CC} - V_{BE}}{R_B} = \text{constant}$ $\therefore \frac{\partial I_B}{\partial I_C} = 0$
 $\therefore S = 1+\beta$

If β =100 then S=101. This shows that I_C changes 101 times as much as any changes in I_{C0}. Thus I_C is dependent upon I_{C0} and temperature.

The value of S is high and has very poor stability.

Stability factor S':

We have
$$I_C = \beta I_B + (1+\beta) I_{CO}$$

But $I_B = \frac{V_{CC} - V_{BE}}{R_B}$
 $\therefore I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B}\right) + (1+\beta) I_{CO}$

Differentiating the above equation w.r.t. I_c,

We get

$$\frac{\beta}{R_B} \frac{\partial V_{BE}}{\partial I_C}$$

$$\Rightarrow S' = -\frac{\beta}{R_{I}}$$

1=

Stability factor S":

We have
$$I_C = \beta I_B + (1+\beta) I_{CO}$$

Differentiating the above equation w.r.t. β ,


We get

$$\frac{\partial I_C}{\partial \beta} = I_B + I_{CO}$$

$$\Rightarrow S'' = \frac{I_C}{\beta} \qquad (\because I_{CO} \text{ is very small \& } I_B = \frac{I_C}{\beta})$$

Problem:

1) Figure below shows a silicon transistor with β =100 and biased by base resistor method. Determine the operating point.



Solution:

Given V_{CC}=10V, V_{BE}=0.7V (Silicon transistor), β =100, R_B=930k Ω .

Applying KVL to base-emitter loop,
$$V_{CC} - V_{BE} = I_B R_B \Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$


$$I_C = \beta I_B = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right) = 100 \left(\frac{10 - 0.7}{930 \times 10^3} \right) = 1mA$$

Applying KVL to collector-emitter loop,

$$V_{CC} - V_{CE} = I_C R_C \Rightarrow V_{CE} = V_{CC} - I_C R_C$$
$$\Rightarrow V_{CE} = 10 - (1 \times 10^{-3} \times 4 \times 10^3) = 6V$$

∴ Operating point is (6V, 1mA)

2. For the following circuit shown in figure below, find the operating point.




Solution:

DC equivalent of above circuit is shown below.

KVL to base-emitter loop is

$$-V_{CC} + I_B R_B + V_{BE} + (I_C + I_B) R_E = 0$$
$$I_B R_B + \beta I_B R_E + I_B R_B = V_{CC} - V_{BE}$$



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta)R_E}$$

$$\therefore I_B = \frac{20 - 0.7}{(430 + 51) \times 10^3} = 40.1 \mu A$$

$$I_C = \beta I_B = 2.01 \mu A$$

KVL to collector-emitter loop is

$$-V_{CC} + I_C R_C + V_{CE} + I_C R_E = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$V_{CE} = 20 - 2.01 \times 10^{-3} (2 + 1) \times 10^3 = 20 - 6.03 = 13.97 V$$

: Operating point is **Q (13.97V, 2.01mA)**

Advantages of fixed bias circuit:

- 1. This is a simple circuit which uses very few components.
- 2. The operating point can be fixed anywhere in the active region of the characteristics by simply changing the values of R_B. Thus, it provides maximum flexibility in the design.

Disadvantages of fixed bias circuit:

- 1. With the rise in temperature the operating point if not stable.
- 2. When the transistor is replaced by another with different value of β , the operating point with shift i.e., the stabilization of operating point is very poor in fixed bias circuit.

Because of these disadvantages, fixed bias circuit required some modifications. In the modified circuit, R_B is connected between collector and base. Hence the circuit is called `collector to base' bias circuit.

2). Collector to Base bias (or) Biasing with feedback resistor:

A CE amplifier using collector to base bias circuit is shown in the figure. In this method, the biasing resistor is connected between the collector and the base of the transistor.




Fig. Collector-to-Base bias circuit.

Circuit Analysis: Base Circuit: Consider the base-emitter circuit, applying the KVL to the circuit we get,

But $I_C = \beta I_B$

Collector circuit:

Consider the collector-emitter circuit, applying the KVL to the circuit we get

Stability factor S:

The stability factor S is given by,

100

$$S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}}$$

We have
$$I_B = \frac{V_{CC} - V_{BE} - I_C R_C}{R_B + R_C} = \text{constant}$$

Differentiating the above equation w.r.t. I_c we get

$$\frac{\partial I_B}{\partial I_C} = -\frac{R_C}{R_C + R_B}$$

$$\therefore S = \frac{1 + \beta}{1 + \beta \frac{R_C}{R_C + R_B}} \qquad \dots \dots \dots (4)$$

The stability factor S is smaller than the value obtained by fixed bias circuit. Also `S' can be made smaller by making R_B small (or) R_C large.

Stability factor S':

We have
$$I_C = \frac{\beta \left(V_{CC} - V_{BE} - I_C R_C \right)}{R_C + R_B}$$

Differentiating the above equation w.r.t. $I_{\text{C}}\text{,}$

We get
$$1 = -\frac{\beta}{R_B + R_C} \frac{\partial V_{BE}}{\partial I_C} - \beta \frac{R_C}{R_B + R_C}$$
$$1 + \beta \frac{R_C}{R_B + R_C} = -\frac{\beta}{R_B + R_C} \frac{\partial V_{BE}}{\partial I_C}$$
$$\frac{R_C + R_B + \beta R_C}{R_C + R_B} = -\frac{\beta}{R_C + R_B} \frac{\partial V_{BE}}{\partial I_C}$$
$$\Rightarrow S' = -\frac{\beta}{R_B + (1 + \beta)R_C} \qquad (5)$$

Stability factor S"

We have
$$I_C = \frac{\beta \left(V_{CC} - V_{BE} - I_C R_C \right)}{R_C + R_B}$$

Differentiating the above equation w.r.t. β ,

We get

$$\frac{\partial I_C}{\partial \beta} = \frac{V_{CC} - V_{BE}}{R_C + R_B} - \frac{R_C}{R_C + R_B} \left[I_C + \beta \frac{\partial I_C}{\partial \beta} \right]$$

$$\Rightarrow \frac{\partial I_C}{\partial \beta} \left[1 + \beta \frac{R_C}{R_C + R_B} \right] = \frac{V_{CC} - V_{BE} - I_C R_C}{R_C + R_B}$$

$$\Rightarrow \frac{\partial I_C}{\partial \beta} \left[R_B (1 + \beta) R_C \right] = V_{CC} - V_{BE} - I_C R_C$$

$$\Rightarrow S'' = \frac{V_{CC} - V_{BE} - I_C R_C}{R_B + (1 + \beta) R_C}$$


$$\Rightarrow S'' = \frac{I_C \left(R_C + R_B \right)}{R_B + (1 + \beta) R_C} \qquad (6)$$

Problems:

- **3.** An N-P-N transistor with β =50 is used in a CE circuit with V_{CC}=10V, R_C=2k Ω . The bias is obtained by connecting a 100k Ω resistance from collector to base. Assume V_{BE}=0.7V. Find i) the quiescent point and
 - ii) Stability factor 'S'

Solution:

i) Applying KVL to the base circuit,



$$V_{CC} = (I_B + I_C)R_C + I_BR_B + V_{BE}$$

$$\Rightarrow V_{CC} = I_B(R_C + R_B) + I_CR_C + V_{BE}$$

$$\therefore I_B = \frac{V_{CC} - V_{BE} - I_CR_C}{R_C + R_B} \quad \therefore I_C = \frac{\beta(V_{CC} - V_{BE} - I_CR_C)}{R_C + R_B}$$

$$\therefore I_C = \frac{50(10 - 0.7 - 2 \times 10^{-3}I_C)}{102 \times 10^3} \quad \Rightarrow I_C = 2.3mA$$

Applying KVL to the collector circuit,

$$V_{CC} = (I_B + I_C)R_C + V_{CE} \qquad \therefore V_{CE} = V_{CC} - (I_B + I_C)R_C$$
$$= 10 - (46 \times 10^{-6} + 2.3 \times 10^{-3}) \times 2 \times 10^{3}$$

 $\Rightarrow V_{CE} = 5.308V$... The quiescent point is (5.308V, 2.3mA)

ii) Stability factor, S:

$$S = \frac{1+\beta}{1+\beta \frac{R_C}{R_C + R_B}}$$
$$\Rightarrow S = \frac{51}{1+50\left(\frac{20\times10^3}{102\times10^3}\right)} = 25.75$$

4. A transistor with β =45 is used with collector to base resistor R_B biasing with quiescent value of 5V for V_{CE}. If V_{CC}=24V, R_C=10k Ω , R_E=270 Ω , find the value of R_B. **Solution:**

Applying KVL to collector and emitter loop, we have

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{CE} = I_C R_C + (I_C + I_B) R_E$$

$$\Rightarrow V_{CC} - V_{CE} = [\beta R_C + (1 + \beta) R_E] I_B$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{\beta R_C + (1 + \beta) R_E} = \frac{24 - 5}{45 \times 10 + 50 \times 0.27}$$

$$= 0.041 \text{ mA}$$

Further,
$$V_{CC} - I_C R_C - I_B R_B - V_{BE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{BE} = R_C \beta I_B + I_B R_B + (1+\beta) R_E I_B$$

$$\Rightarrow 24 - 0.7 = I_B \Big[45 \times 10 + R_B + 50 \times 0.27 \Big] \Rightarrow 23.3 = 0.041 \Big[450 + R_B + 12.42 \Big]$$

924V

 $\therefore R_B = 105.87 K\Omega$

3). Voltage Divider Bias (Or) Self-Bias (Or) Emitter Bias:

The voltage divider bias circuit is shown in figure.




Fig. Voltage divider bias circuit.

In this method, the biasing is provided by three resistors R_1 , R_2 and R_E . The resistors R_1 and R_2 acts as a potential divider giving a fixed voltage to the base.

If collector current increases due to change in temperature (or) change in β , the emitter current I_E also increases and the voltage drop across R_E increases, reducing the voltage difference between base and emitter (V_{BE}).

Due to reduction in V_{BE} , base current I_B and hence collector current I_C is also reduces. Therefore, we can say that negative feedback exists in the emitter bias circuit. This reduction in collector current I_C components for the original change in I_C .

Circuit Analysis:

Let current flows through R_1 . As the base current I_B is very small, the current flowing through R_2 can also be taken as I.

The calculation of collector current I_c is as follows:

The current 'I' flowing through R₁ (or) R₂ is given by
$$I = \frac{V_{CC}}{R_1 + R_2}$$
 (1)

The voltage V₂ developed across R₂ is given by, $V_2 = \left(\frac{V_{CC}}{R_1 + R_2}\right)$

Base Circuit:

Applying KVL to the base circuit, we have

$$V_{2} = V_{BE} + V_{E} = V_{BE} + I_{E}R_{E} \qquad \Rightarrow V_{2} = V_{BE} + I_{C}R_{E} \qquad (\because I_{E} \approx I_{C})$$
$$\therefore I_{C} = \frac{V_{2} - V_{BE}}{R_{E}} \qquad (()$$

Hence I_{C} is almost independent of transistor parameters and hence good stabilization is ensured.

Collector Circuit:

Applying KVL to the collector circuit, we have

*R*₂..... (2)

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E \qquad \Rightarrow V_{CC} = I_C R_C + V_{CE} + I_C R_E \qquad (\because I_E \approx I_C)$$
$$\Rightarrow V_{CE} = V_{CC} - I_C \left(R_C + R_E \right) \qquad \dots \dots \dots \dots \dots \dots (4)$$

Circuit analysis using Thevenin's Theorem:

The Thevenin equivalent circuit of voltage-divider bias is as shown below:




Fig. Simplified equivalent circuit.

From above figure we have,

$$V_2 = V_{Th} = \left(\frac{R_2}{R_1 + R_2}\right) V_{CC}$$
(5)

$$R_{Th} = R_1 \quad R_2 = \frac{R_1 R_2}{R_1 + R_2}$$
(6)

Applying KVL to the base-emitter circuit, we have

Applying KVL to the collector-emitter circuit, we have

$$V_{CE} = V_{CC} - I_C \left(R_C + R_E \right) \quad \left(\because I_C >> I_B \right)$$

From equation (8), we have

$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C + R_E}$$

Substituting this value of I_C in equation (7), we have

$$V_{Th} = I_B R_{Th} + V_{BE} + R_E \left[I_B + \frac{V_{CC} - V_{CE}}{R_C + R_E} \right]$$
$$V_{Th} = I_B R_{Th} + V_{BE} + R_E I_B + \frac{R_E V_{CC}}{R_C + R_E} - \frac{R_E V_{CE}}{R_C + R_E}$$

From equation (9) we can calculate the value of collector voltage V_{CE} for each value of I_B .

Stability factor (S):

(or)

For determining stability factor 'S' for voltage divider bias, consider the Thevenin's equivalent circuit.

Hence, Thevenin's equivalent voltage V_{Th} is given by

$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC}$$

and the R_1 and R_2 are replaced by R_B which is the parallel combination of R_1 and R_2 .

$$\therefore R_B = \frac{R_1 R_2}{R_1 + R_2}$$

Applying KVL to the base circuit, we get

$$V_{Th} = I_B R_B + V_{BE} + (I_B + I_C) R_E$$

Differentiating w.r.t. I_C and considering V_{BE} to be independent of I_C we get,


$$0 = \frac{\partial I_B}{\partial I_C} \times R_B + \frac{\partial I_B}{\partial I_C} (R_E) + R_E$$

$$\therefore \frac{\partial I_B}{\partial I_C} (R_E + R_B) = -R_E \qquad \therefore \frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_E + R_B}$$

We have already seen the generalized expression for stability factor 'S' given by

$$S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}}$$

Substituting value of $\frac{\partial I_B}{\partial I_C}$ in the above equation, we get



$$\therefore S = \frac{1+\beta}{1+\beta \left(\frac{R_E}{R_E + R_B}\right)}$$
$$\Rightarrow S = \frac{(1+\beta)\left(R_E + R_B\right)}{R_B + R_E + \beta R_E} = \frac{(1+\beta)\left(R_E + R_B\right)}{R_B + (1+\beta)R_E}$$
$$S = (1+\beta)\left(\frac{1+\frac{R_B}{R_E}}{1+\beta + \frac{R_B}{R_E}}\right)$$

The ratio $\frac{R_B}{R_E}$ controls value of stability factor 'S'.

If
$$\frac{R_B}{R_E} \ll 1$$
 then above equation reduces to $S = (1+\beta) \left(\frac{1}{1+\beta}\right) = 1$

Practically $\frac{R_B}{R_E} \neq 0$ But to have better stability factor 'S', we have to keep ration $\frac{\kappa_B}{R_E}$ as

small as possible.

Stability factor 'S' for voltage divider bias (or) self bias is less as compared to other biasing circuits studied. So, this circuit is most commonly used.

 $S' = \frac{1}{\partial r}$

Stability factor (S'):

Stability factor S' is given by

$$\frac{M_C}{V_{BE}}$$
 I_{co,} β constant

It is the variation of I_C with V_{BE} when I_{CO} and β are considered constant.

We know that,
$$I_C = \beta I_B + (1+\beta) I_{CO}$$

 $I_B = \frac{I_C - (1+\beta) I_{CO}}{\beta}$
and $V_{Th} = I_B R_B + V_{BE} + (I_B + I_C) R_E$
 $V_{BE} = V_{Th} - (R_E + R_B) I_B - R_E I_C$

By substituting $I_{\mbox{\scriptsize B}}$ in the above equation, we get

$$V_{BE} = V_{Th} - \left(R_E + R_B\right) \left(\frac{I_C - (1+\beta)I_{CO}}{\beta}\right) - R_E I_C$$
$$= V_{Th} - \frac{\left(R_E + R_B\right)I_C}{\beta} + \frac{\left(R_E + R_B\right)(1+\beta)I_{CO}}{\beta} - R_E I_C$$

$$\Rightarrow V_{BE} = V_{Th} - \frac{\left[(1+\beta)R_E + R_B \right] I_C}{\beta} + \frac{\left(R_E + R_B \right) (1+\beta) I_{CO}}{\beta}$$

Differentiating the above equation w.r.t V_{BE} with I_{CO} and β constant, we get

$$1 = 0 - \left[\frac{R_B + (1+\beta)R_E}{\beta}\right]\frac{\partial I_C}{\partial V_{BE}} + 0$$
$$\Rightarrow \frac{\partial I_C}{\partial V_{BE}} = \frac{-\beta}{R_B + (1+\beta)R_E}$$
$$\therefore S' = \frac{-\beta}{\beta}$$

$$\therefore S = \frac{R_B + (1 + \beta)R_E}{R_B + (1 + \beta)R_E}$$

Stability Factor S":

Stability factor S" is given by
$$S'' = \frac{\partial I_C}{\partial \beta} | I_{CO}, V_{BE} \text{ constant}$$

We have,

$$V_{BE} = V_{Th} - \frac{\left[R_B + (1+\beta)R_E\right]I_C}{\beta} + \left[\frac{\left(R_E + R_B\right)(1+\beta)}{\beta}\right]I_{CO}$$
$$= V_{Th} - \frac{\left[R_B + (1+\beta)R_E\right]I_C}{\beta} + V'$$

Where $V' = \left[\frac{\left(R_E + R_B\right)(1+\beta)}{\beta}\right]I_{CO} = \left(R_E + R_B\right)I_{CO}$ (:: $\beta >> 1$)

Therefore, we write the above equation in terms of $I_{\rm C}$, we get

$$I_{C} = \frac{\beta \left[V_{Th} + V' - V_{BE} \right]}{R_{B} + R_{E} \left(1 + \beta \right)}$$

Differentiating above equation w.r.t. taking V' independent of β , we get,

$$\frac{\partial I_C}{\partial \beta} = \frac{R_B + R_E (1+\beta) (V_{Th} + V' - V_{BE}) - \beta [V_{Th} + V' - V_{BE}] R_E}{\left[R_B + R_E (1+\beta)\right]^2}$$

Multiplying numerator and denominator by $(1+\beta)$ we get,

$$\frac{\partial I_C}{\partial \beta} = \frac{(1+\beta) \left(R_B + R_E \right) \left(V_{Th} + V' - V_{BE} \right)}{(1+\beta) \left[R_B + R_E \left(1+\beta \right) \right] \left[R_B + R_E \left(1+\beta \right) \right]}$$
$$= \frac{S \left(V_{Th} + V' - V_{BE} \right)}{(1+\beta) \left[R_B + R_E \left(1+\beta \right) \right]} \qquad \left\{ \because S = \frac{(1+\beta) \left(R_B + R_E \right)}{\left[R_B + R_E \left(1+\beta \right) \right]} \right\}$$

Multiplying numerator and denominator by $\boldsymbol{\beta},$ we get

$$\frac{\partial I_C}{\partial \beta} = \frac{\beta (V_{Th} + V' - V_{BE}) S}{\beta (1+\beta) [R_B + R_E (1+\beta)]} = \frac{I_C S}{\beta (1+\beta)}$$
$$\left(\because I_C = \frac{\beta (V_{Th} + V' - V_{BE})}{[R_B + R_E (1+\beta)]} \right) \qquad \therefore S'' = \frac{\partial I_C}{\partial \beta} = \frac{I_C S}{\beta (1+\beta)} \text{ where } S = \frac{1+\beta}{1+\beta \left(\frac{R_E}{R_E + R_B}\right)}$$

Problems:

5. For the circuit shown in figure, determine the value of I_C and $V_{CE}.$ Assume $V_{BE}{=}0.7V$ and $\beta{=}100$

Solution:


$$V_{B} = \frac{R_{1}}{R_{1} + R_{2}} V_{CC} = \frac{5 \times 10^{3}}{10 \times 10^{3} + 5 \times 10^{3}} \times 10 = 3.33V$$
We know that $V_{E} = V_{B} - V_{BE} = 3.33 - 0.7 = 2.63V$
and $I_{E} = \frac{V_{E}}{R_{E}} = \frac{2.63V}{500} = 5.26mA$
We know that $I_{B} = \frac{I_{E}}{1 + \beta} = \frac{2.63 \times 10^{-3}}{101} = 52.08\mu A$
and $I_{C} = \beta I_{B} = 100 \times 52.08 \times 10^{-6} = 5.208mA$
Applying KVL to the collector circuit we get
 $V_{CC} - I_{C}R_{C} - V_{CE} - I_{E}R_{E} = 0$

$$\nabla CE = \nabla CC = \Gamma C^{K}C = \Gamma E^{K}E = -1$$

 $=10-5.208 \times 10^{-3} \times 1 \times 10^{3} - 5.26 \times 10^{-3} \times 500$

6. In the circuit shown, if $I_c=2mA$ and $V_{cE}=3V$, Calculate R_1 and R_3 .

CE



Solution:

From collector circuit,

$$15 = I_{C}R_{3} + V_{CE} + I_{E}R_{4}$$
$$= 2 \times 10^{-3} \times R_{3} + 3 + (1+\beta) I_{E} \times 500$$

 $\Rightarrow 12 = 2 \times 10^{-3} \times R_3 + 101 \times \frac{2 \times 10^{-3}}{100} \times 500$ $\Rightarrow R_3 = 5.495 k\Omega$ From Base circuit, $V_2 = \frac{R_2}{R_1 + R_2} V_{CC}$ $\Rightarrow V_2 = \frac{10 \times 10^{-3}}{R_1 + 10 \times 10^{-3}} \times 15$ But, $V_2 = V_{BE} + V_E = 0.6 + I_E R_4 = 0.6 + (1 + \beta) I_B R_4$ $\Rightarrow V_2 = 0.6 + 101 \times \frac{2 \times 10^{-3}}{100} \times 500 = 1.61 V$ $\therefore 1.61 = \frac{1 \times 10^{-3}}{R_1 + 10 \times 10^{-3}} \times 15$ $\Rightarrow R_1 + 10 \times 10^{-3} = 93.17 \times 10^3$ $\Rightarrow R_1 = 83.17 k\Omega$ For the circuit shown below, calculate V_E, I_E, I_C and V_C. Assume V_{BE}=0.7V.

Solution:

7.

From Base circuit,

$$4 = V_{BE} + V_E = 0.7 + V_E$$

$$\Rightarrow V_E = 3.3V$$

$$I_E R_E = 3.3$$

$$\Rightarrow I_E = \frac{3.3}{3.3 \times 10^3} = 1mA$$

$$4 V$$

$$+$$

$$R_E = 3.5 \times 2$$

$$F_E = 3.3 \times 2$$

$$But I_E = I_B + I_C = (1 + \beta)I_B$$

$$Assume \beta = 100,$$

$$\Rightarrow I_B = \frac{1mA}{101} = 0.0099mA$$

 $I_{C} = \beta I_{B} = 100 \times 0.0099 \text{mA} = 0.99 \text{mA}$

From Collector circuit,

$$V_C = 10 - I_C R_C = 100 - 0.99 mA \times 4.7 K\Omega = 5.347 V$$

Bias Compensation Techniques:

The biasing circuits provide stability of operating point in case variations in the transistor parameters such as $I_{CO},\,V_{BE}$ and $\beta.$

The stabilization techniques refer to the use of resistive biasing circuits which permit I_{B} to vary so as to keep I_{C} relatively constant.

On the other hand, compensation techniques refer to the use of temperature sensitive devices such as diodes, transistors, thermistors, sensistors etc., to compensate for the variation in currents. Sometimes for excellent bias and thermal stabilization, both stabilization as well as compensation techniques are used.

The following are some compensation techniques:

- 1) Diode compensation for instability due to V_{BE} variation.
- 2) Diode compensation for instability due to I_{CO} variation.
- 3) Thermistor compensation.
- Sensistor compensation.

1) Diode compensation for instability due to V_{BE} variation:

For germanium transistor, changes in I_{CO} with temperature contribute more serious problem than for silicon transistor.

On the other hand, in a silicon transistor, the changes of V_{BE} with temperature possesses significantly to the changes in I_c .

A diode may be used as compensation element for variation in V_{BE} (or) I_{CO} .

The figure below shows the circuit of self bias stabilization technique with a diode compensation for V_{BE} . The Thevenin's equivalent circuit is shown in figure.




Fig. Self bias with stabilization and compensation Fig.

Fig. Thevenin's equivalent circuit

The diode D used here is of the same material and type as the transistor. Hence the voltage V_D across the diode has same temperature coefficient (-2.5mV/°C) as V_{BE} of the transistor. The diode D is forward biased by the source V_{DD} and resistor R_D .

Applying KVL to the base circuit, we get

But

From equation (1), we get


$$V_{Th} - V_{BE} + V_D = R_E I_C + \left(R_{Th} + R_E\right) I_B$$

Substituting the value of I_B from equation (2), we get

Since variation in V_{BE} with temperature is the same as the variation in V_D with temperature, hence the quantity (V_{BE} - V_D) remains constant in equation (3). So the current I_C remains constant in spite of the variation in V_{BE} .

2) Diode compensation for instability due to I_{co} variation:

Consider the transistor amplifier circuit with diode D used for compensation of variation in I_{CO} . The diode D and the transistor are of the same type and same material.



In this circuit diode is kept in reverse biased condition.

The reverse saturation current $I_{\rm O}$ of the diode will increase with temperature at the same as the transistor collector saturation current $I_{\rm CO}.$

From figure
$$I = \frac{V_{CC} - V_{BE}}{R} \approx \frac{V_{CC}}{R} = \text{constant.}$$

The diode D is reverse biased by $V_{BE}.$ So the current through D is the reverse saturation current $I_0.$ Now base current $I_B{=}I{-}I_0$

But
$$I_C = \beta I_B + (1+\beta) I_{CO}$$

 $\Rightarrow I_{C} = \beta (I - I_{O}) + (1 + \beta) I_{CO}$ If $\beta >> 1$, $I_{C} \approx \beta I - \beta I_{O} + \beta I_{CO}$

In the above expression, I is almost constant and if $I_{\rm O}$ of diode D and $I_{\rm CO}$ of transistor track each other over the operating temperature range, then $I_{\rm C}$ remains constant.

3) Thermistor Compensation:

This method of transistor compensation uses temperature sensitive resistive elements, thermistor rather than diodes (or) transistors:

It has a negative temperature coefficient, its resistance decreases exponentially with increasing temperature as shown in the figure.




Figure below shows thermistor compensation technique.

As shown in figure, R_2 is replaced by thermistor R_T in self bias circuit.




Fig. Thermistor compensation technique.

With increase in temperature, $R_{\rm T}$ decreases. Hence voltage drop across it also decreases. This voltage drop is nothing but the voltage at the base with respect to ground. Hence, $V_{\rm BE}$ decreases which reduces $I_{\rm B}.$ This behavior will tend to offset the increase in collector current with temperature.

We know,
$$I_C = \beta I_B + (1 + \beta) I_{CO}$$

In this equation, there is increase in $I_{\mbox{\tiny CBO}}$ and decreases in $I_{\mbox{\tiny B}}$ which keeps $I_{\mbox{\tiny C}}$ almost constant.

Consider another thermistor compensation technique shown in figure. Here, thermistor is connected between emitter and V_{CC} to minimize the increase in collector current due to change in $I_{CO},\,V_{BE}$ (or) β with temperature.




Fig. Thermistor compensation technique.

 I_C increase with temperature and R_T decreases with increase in temperature. Therefore, current flowing through R_E increases, which increases the voltage drop across it. Emitter to Base junction is forward biased. But due to increase in voltage drop across R_E , emitter is made more positive, which reduces the forward bias voltage V_{BE} . Hence, base current reduces.


 $I_{\rm C}$ is given by, $I_{\rm C} = \beta I_{\rm B} + (1+\beta) I_{\rm CO}$

As I_{CBO} increases with temperature, I_B decreases and hence I_C remain fairly constant.

4) Sensistor Compensation:

This method of transistor compensation uses sensistor, which is temperature sensitive resistive element.

Sensistor has a positive temperature coefficient, i.e., its resistance increases exponentially with increasing temperature.



Slope of this curve
$$= \frac{\partial R_T}{\partial T}$$

 $\frac{1}{\partial T}$ is the temperature coefficient for sensistor, and the

slope is positive.

So we can say that sensistor has positive temperature coefficient of resistance.

As shown in figure R_1 is replaced by sensistor R_{T} in self bias circuit.

As temperature increases, $R_{\rm T}$ increases which decreases the current flowing through it. Hence current through R_2 decreases which reduces the voltage drop across it.




Fig. Sensistor compensation technique.

As voltage drop across R_2 decreases, I_B decreases. It means, when I_{CBO} increases with increase in temperature, I_B reduces due to variation in V_{BE} , maintaining I_C fairly constant.

Thermal Runaway:

The collector current for the CE circuit is given by

$$I_C = \beta I_B + (1+\beta) I_{CO}$$

The three variables in the equation, β , I_B and I_{CO} increase with rise in temperature. In particular, the reverse saturation current (or) leakage current I_{CO} changes greatly with temperature. Specifically, it doubles for every 10°C rise in temperature.

The collector current I_c causes the collector-base junction temperature to rise which, in turn, increase I_{co} , as a result I_c increase still further, which will further rise the temperature at the collector-base junction. This process is cumulative and it is referred to as self heating.

The excess heat produced at the collector-base junction may even burn and destroy the transistor. This situation is called "Thermal Runaway" of the transistor.

Thermal Resistance:

Transistor is a temperature dependent device.

In order to keep the temperature within the limits, the heat generated must be dissipated to the surroundings.

Most of the heat within the transistor is produced at the collector junction.

If the temperature exceeds the permissible limit, the junction is destroyed.

For Silicon transistor, the temperature is in the range 150°C to 225°C.

For Germanium, it is between 60°C to 100°C.

Let $T_A^{o}C$ be the ambient temperature i.e., the temperature of surroundings air around transistor and $T_j^{o}C$, the temperature of collector-base junction of the transistor.

Let P_D be the power in watt dissipated at the collector junction.

The steady state temperature rise at the collector junction is proportional to the power dissipated at the junction. It is given by

$$\partial T = T_j - T_A = \theta P_D$$
 Where θ = constant of proportionality

The θ , which is constant of proportionality, is referred to as thermal resistance.

$$\theta = \frac{T_j - T_A}{P_D}$$

The unit of θ , the thermal resistance, is °C/watt.

The typical values of θ for various transistors vary from 0.2°C/watt for a high power transistor to 1000 °C/watt for a low power transistor.

Heat Sink:

As power transistors handle large currents, they always heat up during operation.

The metal sheet that helps to dissipate the additional heat from the transistor is known as *heat sink.* The heat sink avoids the undesirable thermal effect such as thermal runaway.

The ability of heat sink depends on the material used, volume, area, shape, constant between case and sink and movement of air around the sink.

The condition for Thermal Stability:

As we know, the thermal runaway may even burn and destroy the transistor, it is necessary to avoid thermal runaway.

The required condition to avoid thermal runaway is that the rate at which heat is released at the collector junction must not exceed the rate at which the heat can be dissipated. It is given

(2)

by

$$\frac{\partial C}{\partial T_j} < \frac{\partial D}{\partial T_j}$$
But we know, from thermal resistance

 $\partial P_{\alpha} \partial P_{\beta}$

$$T_i - T_A = \theta P_D \qquad \dots$$

Differentiating equation (2) w.r.t. T_i we get

$$1 = \theta \frac{\partial P_D}{\partial T_j}$$

$$\Rightarrow \frac{\partial P_D}{\partial T_j} = \frac{1}{\theta} \qquad (3)$$
Substituting equation (3) in equation (1), we get
$$\therefore \frac{\partial P_D}{\partial T_j} < \frac{1}{\theta} \qquad (4)$$

This condition must be satisfied to prevent thermal runaway.

By proper design of biasing circuit it is possible to ensure that the transistor cannot runaway below a specified ambient temperature (or) even under any condition.

Let us consider voltage divider bias circuit for the analysis.

Vcc ₹ R_C Fig. Voltage divider bias circuit. From fig., $P_c =$ heat generated at the collector junction. = DC power input to the circuit – the power lost as I^2R in R_c and R_E. If we consider $I_C \cong I_E$ we get $P_{C} = V_{CC}I_{C} - I_{C}^{2}(R_{C} + R_{E}) \qquad (6)$ Differentiating equation (6) w.r.t I_c we get $\frac{\partial P_C}{\partial I_C} = V_{CC} - 2I_C \left(R_C + R_E \right)$ From equation (4) $\frac{\partial P_C}{\partial I_C} \cdot \frac{\partial I_C}{\partial T_j} < \frac{1}{\theta}$ In the above equation $\frac{\partial I_C}{\partial T_i}$ can be written as $\frac{\partial I_C}{\partial T_j} = S \frac{\partial I_{CO}}{\partial T_j} + S' \frac{\partial V_{BE}}{\partial T_j} + S'' \frac{\partial \beta}{\partial T_j} \qquad (9)$ Since junction temperature affects collector current by affecting $I_{CO},\,V_{BE}$, and $\beta.\,$ But as we are doing analysis for thermal runaway the affect of I_{CO} dominates. Thus we can write $\frac{\partial I_C}{\partial T_j} = S \frac{\partial I_{CO}}{\partial T_j}$ (10) As the reverse saturation current for both Silicon and Germanium increases about 7 percent per °C, we can write

$$\frac{\partial I_{CO}}{\partial T_i} = 0.07 I_{CO} \tag{11}$$

Substituting equation (11) in equation (10), we get

$$\frac{\partial I_C}{\partial T_j} = S \times 0.07 I_{CO} \tag{12}$$

Substituting equations (7) and (12) in equation (8), we get

As S, I_{CO} and θ are positive; we see that the inequality in equation (13) is always satisfied provided that the quantity in the square bracket is negative. $\therefore V_{PQ} \leq 2I_{PQ} \left(R_{PQ} + R_{PQ}\right)$

we get,

$$\Rightarrow \frac{V_{CC}}{2} < I_C \left(R_C + R_E \right)$$
(14)

Applying KVL to the collector circuit of voltage divider bias circuit

$$V_{CE} = V_{CC} - I_C \left(R_C + R_E \right) \qquad (\because I_C \cong I_E)$$

$$\therefore I_C \left(R_C + R_E \right) = V_{CC} - V_{CE}$$

Substituting the value of $I_C(R_C + R_E)$ in equation (14), we get

$$\Rightarrow \frac{V_{CC}}{2} = V_{CC} - V_{CE}$$
$$\Rightarrow V_{CC} < V_{CE} - \frac{V_{CC}}{2}$$

$$\Rightarrow V_{CE} < \frac{V_{CC}}{2}$$

Thus if $V_{CE} < \frac{V_{CC}}{2}$, the stability is ensured.

G F Harish Reddy, Department of ECE-MRITS

3. FIELD EFFECT TRANSISTOR

Introduction:

The filed effect transistor (abbreviated as FET) is a three terminal uni-polar semiconductor device in which current is controlled by an electric field. As current conduction is only by majority carriers, FET is said to be a uni-polar device.

Based on the construction, the FET can be classified into two types as:

- a) Junction Field Effect Transistor (JFET)
- b) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or Insulated Gate Field Effect Transistor (IGFET)

Depending upon the majority carriers, JFET has been classified into two types, namely,

- (1) N-Channel JFET with electrons as the majority carriers, and
- (2) P-Channel JFET with holes as the majority carriers.

Construction of N-Channel JFET:

It consists of a N-type bar which is made of Silicon. Ohmic contacts (terminals), made at the two ends of the bar, are called Source and Drain.

- **Source (S) :** This terminal is connected to the negative pole of the battery. Electronics which are the majority carriers in the N-type bar enter the bar through this terminal.
- **Drain (D) :** This terminal is connected to the positive pole of the battery. The majority carriers leave the bar through this terminal.
- **Gate (G)** : Heavily doped P-type silicon is diffused on both sides of the N-type silicon bar by which PN junctions are formed. These layers are joined together are called Gate (G).
- **Channel** : The region BC of the N-type bar between the depletion regions is called the Channel. Majority carriers move from the source to drain when a potential difference V_{DS} is applied between the source and drain.





FIG. JFET construction


Structure and symbol of n-channel JFET:

The structure and symbol of n-channel JFET are shown in figure below.



The electrons enter the channel through the terminal called 'source' and leave through the terminal called 'drain'. The terminals taken out from heavily doped electrodes of p-type material are called 'gates'. Usually, these electrodes are connected together and only one terminal is taken out, which is called 'gate.


Structure and Symbol of P-Channel JFET:



The structure and symbol of P-Channel JFET is shown in the figure. The device could be made of Ptype bar with two N-type gates as shown in the figure. Then this will be P-Channel JFET is similar; the only difference being that in N-Channel JFET the current is carried by the electrons while in P-Channel JFET, it is carried by holes.

Operation of N-Channel JFET:


The operation of N-Channel JFET can be understood with the help of figure below.



Before considering the operation, let us consider that how the depletion layers are formed. Let us first suppose that the gate has been reverse-biased by gate battery V_{GG} and the drain battery V_{DD} is not connected.

When $V_{GS}=0$ and $V_{DS}=0$:

When no voltage is applied between drain and source, and gate and source, the thickness of the depletion regions round the P-N junction is uniform as shown in figure below.



When $V_{DS}=0$ and V_{GS} is decreased from zero:

In this case, the P-N junctions are reverse-biased and hence the thickness of the depletion region increases. As V_{GS} is decreased from zero, the reverse bias voltage across the P-N junction is increased and hence, the thickness of the depletion region in the channel increases until the two depletion regions make contact with each other. In this condition, the channel is said to be cut-off. The value of V_{GS} which is required to cut-off the channel is called the cut-off voltage V_C .

When V_{GS} =0 and V_{DS} is increased from zero:

Drain is positive with respect to the source. Now the majority carriers (electrons) flow through the N-Channel from source to drain. Therefore the conventional current I_D flows from drain to source. The magnitude of the current will depend upon the following factors:


- 1. The conductivity of the channel.
- 2. The length of the channel.
- 3. The cross sectional area 'A' of the channel.
- 4. The magnitude of the applied voltage V_{DS}.

Thus the channel acts as a resistor of resistance 'R' is given by,

$$R = \frac{\rho L}{A}$$


$$I_{\rm D} = \frac{V_{\rm DS}}{R} = \frac{AV_{\rm DS}}{\rho L}$$

Where 'p' is the resistivity of the channel. As V_{DS} increases, the reverse voltage across the P-N junction increase and hence the thickness of the depletion region also increases. Therefore, the channel is wedge shaped as shown in fig. below.



As V_{DS} is increase, at a certain value V_P of V_{DS} , the cross sectional area of the channel becomes minimum. At this voltage, the channel is said to be pinched off and the drain voltage V_P is called the pinch-off voltage.

As a result of the decreasing cross-section of the channel with the increase of V_{DS} , the following results are obtained.



- i) As V_{DS} is increased from zero, I_D increases linearly along OP, this region from $V_{DS}=0$ to $V_{DS}=V_P$ is called the ohmic region. In this region, the FET acts as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).
- ii) When $V_{DS}=V_P$, I_D becomes maximum. When V_{DS} is increased beyond V_P , the length of the pinch-off (or) saturation region increases. Hence, there is no further increase of I_D .
- iii) At a certain voltage corresponding to the point B, I_D suddenly increases. This effect is due to the Avalanche multiplication of electrons caused by breaking of covalent bonds of silicon atoms in the depletion region between the gate and the drain. The drain voltage at which the breakdown occurs is denoted by BV_{DGO} .

When V_{GS} is negative and V_{DS} is increased:

When the gate is maintained at a negative voltage less than the negative cut-off voltage, the reverse voltage across the junction is further increased. Hence for a negative value of V_{GS} , the curve of I_D versus V_{DS} is similar to that for V_{GS} =0, but the values of V_P and BV_{DGO} are lower.

The drain current I_D is controlled by the electric field that extends into the channel due to reverse biased voltage applied to the gate, hence, this device has been given the name Field Effect Transistor.

Characteristics Parameters of the JFET:

In a JFET, the drain current I_D depends upon the drain voltage V_{DS} and the gate voltage V_{GS} . Any one of these variables may be fixed and the relation between the other two is determined. These relations are determined by the three parameters which defined below.

1) Mutual Conductance (or) transconductance, g_m:

It is the slope of the transfer characteristic curves, and is defined by,

$$g_m = \left(\frac{\partial I_D}{\partial V_{DS}}\right)_{V_{DS}} = \frac{\Delta I_D}{\Delta V_{GS}}$$
, V_{DS} held constant

2) Drain resistance, r_d :

It is the reciprocal of the slope of the drain characteristics and is defined as,

$$r_{d} = \left(\frac{\partial V_{DS}}{\partial I_{D}}\right)_{V_{GS}} = \frac{\Delta V_{DS}}{\Delta I_{D}}, V_{GS} \text{ held constant}$$

The reciprocal of r_d is called the drain conductance. It is denoted g_d (or) g_m .

3) Amplification Factor, μ:

It is defined by,

$$\mu = -\left(\frac{\partial V_{DS}}{\partial V_{GS}}\right)_{I_D} = -\frac{\Delta V_{DS}}{\Delta V_{GS}}, \text{ I}_{\text{D}} \text{ held constant.}$$

Relationship among FET parameters:

As I_D on V_{DS} and V_{GS} , the functional equation can be expressed as

$$I_{D} = f(V_{DS}, V_{GS}) \qquad \Delta I_{D} = \left(\frac{\partial I_{D}}{\partial V_{DS}}\right)_{V_{GS}} \Delta V_{DS} + \left(\frac{\partial I_{D}}{\partial V_{GS}}\right)_{V_{DS}} \Delta V_{GS}$$

$$\frac{\Delta I_D}{\Delta V_{GS}} = \left(\frac{\partial I_D}{\partial V_{DS}}\right)_{V_{GS}} \left(\frac{\Delta V_{DS}}{\Delta V_{GS}}\right) + \left(\frac{\partial I_D}{\partial V_{GS}}\right)_{V_{DS}}$$
If I_D is constant, then $\frac{\Delta I_D}{\Delta V_{GS}} = 0$
Therefore, we have $0 = \left(\frac{\partial I_D}{\partial V_{DS}}\right)_{V_{GS}} \left(\frac{\Delta V_{DS}}{\Delta V_{GS}}\right) + \left(\frac{\partial I_D}{\partial V_{GS}}\right)_{V_{DS}}$
 $\Rightarrow 0 = \left(\frac{1}{r_d}\right)(-\mu) + g_m$
Hence, $\mu = r_d \times g_m$
 $\Rightarrow \mu = g_m r_d$
Expression for Saturation Drain Current:
 $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$

 I_{DS} = saturation Drain Current. I_{DSS} = the value of I_{DS} when V_{GS} =0. V_P = the pinch-off voltage.

Comparison of JEFT and BJT

- 1. FET operation depends only on the flow of majority carriers holes for p-channel FET's and electrons for N-channel FET's. Therefore, they are called Uni-Polar devices. Bipolar transistor (BJT) operation depends on both minority and majority current devices.
- 2. As FET has no junctions and the conduction is through an N-type (or) P-type semiconductor material, FET is less noisy than BJT.
- 3. As the input circuit of FET is reverse biased, FET exhibits a much higher input impedance (in the order of $100M\Omega$) and lower output impedance and there will be a high degree of isolation between input and output. So, FET can acts as an excellent buffer amplifier but the BJT has low input impedance because its input circuit is forwards biased.
- 4. FET is a voltage controlled device, i.e., voltage at the input terminal controls the output current, whereas BJT is a current controlled device, i.e., the input current controls the output current.
- 5. FET's are much easier to fabricate and are particularly suitable for IC's because they occupy less space than BJT's.
- 6. The performance of BJT is degraded by neutron radiation because of the reduction in minority-carrier life time, whereas FET can tolerate a much higher level of radiation since they do not rely on minority carriers for their operation.
- 7. The performance of FET is relatively unaffected by ambient temperature changes. As it has a negative temperature co-efficient at high current levels, it prevents the FET from thermal breakdown. The BJT has a positive temperature co-efficient at high current levels which leads to thermal breakdown.

- 8. Since FET does not suffer from minority carrier storage effects, it has higher switching speeds and cut-off frequencies. BJT suffers from minority carrier storage effects and therefore has lower switching speed and cut-off frequencies.
- 9. FET amplifiers have low gain bandwidth product due to the junction capacitive effects and produce more signal distortion except for small signal operation.
- 10. BJT's are cheaper to produce than FET's.

Comparison of N-channel with P-Channel FET's

- 1. In an N-channel JFET the current carriers are electrons, whereas the current carriers are holes in a P-channel JFET.
- 2. Mobility of electrons is large in N-channel JFET, mobility of holes is poor in P-channel JFET.
- 3. The input noise is less in N-channel JFET than that of P-channel JFET.
- 4. The transconductance is larger in N-channel JFET than that of P-channel JFET.

Applications of JFET

- 1. FET is used as a buffer in measuring instruments, receivers since it has high input impedance and low output impedance.
- 2. FET's are used in Radio Frequency amplifiers in FM (Frequency Mode) tuners and communication equipment for the low noise level.
- 3. Since the input capacitance is low, FET's are used in cascade amplifiers in measuring and test equipments.
- 4. Since the device is voltage controlled, it is used as voltage variable resistor in operational amplifiers and tone controls
- 5. FET's are used in mixer circuits in FM and TV receivers, and communication equipments because inter modulation distortion is low.
- 6. It is used in oscillator circuits because frequency drift is low.
- 7. As the coupling capacitor is small, FET's are used in low frequency amplifiers in hearing aids and inductive transducers.
- 8. FET's are used in digital circuits in computers, LSD and a memory circuit because of it is small size.

Biasing of FET:


- The Parameters of FET is temperature dependent .When temperature increases drain resistance also increases, thus reducing the drain current.
- Unlike BJTs, thermal runaway does not occur with FETs
- However, the wide differences in maximum and minimum transfer characteristics make I_D levels unpredictable with simple fixed-gate bias voltage.

Different biasing circuits of FET are

- A. Fixed bias circuits
- B. Self bias circuits
- C. Voltage bias circuits

A. Fixed bias circuits

DC bias of a FET device needs setting of gate-source voltage V_{GS} to give desired drain current I_D . For a JFET drain current is limited by the saturation current I_{DS} . Since the FET has such a high input impedance that no gate current flows and the dc voltage of the gate set by a voltage divider or a fixed battery voltage is not affected or loaded by the FET.



Fixed Biasing Circuit For JFET

Fixed dc bias is obtained using a battery V_{QG} . This battery ensures that the gate is always negative with respect to source and no current flows through resistor R_G and gate terminal that is I_G =0. The battery provides a voltage V_{GS} to bias the N-channel JFET, but no resulting current is drawn from the battery V_{GG} . Resistor R_G is included to allow any ac signal applied through capacitor C to develop across R_G . While any ac signal will develop across R_G , the dc voltage drop across R_G is equal to $I_G R_G$ *i.e.* 0 volt.

Calculate V_{GS}

For DC analysis I_G =0., applying KVL to the input circuits

 $V_{GS}+V_{GG}=0$

V_{GS}= - V_{GG}

As V_{GS} is a fixed dc supply, hence the name fixed bias circuit

Calculate I_{DQ}

I_{DQ}=IDss(1-V_{GS}/V_{Gp})²

Calculate V_{DS}

This current I_{DQ} then causes a voltage drop across the drain resistor R_D and is given as


 $V_{DSQ} = V_{DD} - I_D R_D$

Disadvantage

The fixed bias circuit of FET requires two power supplies.

B. Self-Bias circuits

Self-Bias circuits is the most common method for biasing a JFET. Self-bias circuit for Nchannel JFET is shown in figure



Self-Bias Circuit For N-Channel JFET

The gate source junction of JFET must be always in reverse biased condition .No gate current flows through the reverse-biased gate-source, the gate current $I_G = 0$ and,

therefore, $v_G = i_G R_G = 0$

1)The gate-source voltage is then

With a drain current I_D the voltage at the S is $\ V_s\text{=}\ I_DR_s$

 $V_{GS} = V_G - V_s = 0 - I_D R_S = - I_D R_S$

So voltage drop across resistance R_s provides the biasing voltage V_{Gg} and no external source is required for biasing and this is the reason that it is called self-biasing.

2)Calculate I_{DQ}

 $I_{D=}I_{DSS}(1-V_{GS}/V_P)^2$


Substituting the value of VGS


 $I_{D=} I_{DSS} (1 + I_D R_S / V_P)^2$

3)The operating point (that is zero signal I_D and V_{DS}) can easily be determined from equation given below :

 $V_{DS} = V_{DD} - I_D(R_D + R_S)$

Self biasing of a JFET stabilizes its quiescent operating point against any change in its parameters like transconductance. Any increase in voltage drop across R_s, therefore, gate-source voltage, V_{GS} becomes more negative and thus increase in drain current is reduced.





The

resistors R_{G1} and R_{G2} form a potential divider across drain supply V_{DD} . The voltage V_2 across R_{G2} provides the necessary bias. The additional gate resistor R_{G1} from gate to supply voltage facilitates in larger adjustment of the dc bias point and permits use of larger valued R_s .

The coupling capacitors are assumed to be open circuit for DC analysis

1) The gate is reverse biased so that $I_G = 0$ and gate voltage

 $V_{G} = V_{2} = (V_{DD}/R_{G1} + R_{G2}) * R_{G2}$

2) Applying KVL to the input circuit we get

 $V_{GS} = V_G - V_S = V_G - I_D R_S$

3) $I_{DQ} = I_{DSS} (1 - V_{GS} / V_P)^2$

4)
$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$


The operating point of a JFET amplifier using the Voltage -Divider Bias is determined by

 $I_{DQ} = I_{DSS} (1 - V_{GS} / V_P)^2$

 $V_{DSQ} = V_{DD} - I_D (R_D + R_S)$

 $V_{GSQ} = V_G - I_D R_S$

FET as a Voltage Variable Resistor



In this characteristics we can see that in the region before pinch off voltage, drain characteristics are linear, i.e. FET operation is linear. In this region the FET is useful as a voltage controlled resistor, i.e. the drain to source resistance is controlled by the bias voltage VGS.(In this region only FET behaves like an ordinary resistor This resistances can be varied by VGS). The operation of FET in the region is useful in most linear applications of FET. In such an application the FET is also referred to as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).

The drain to source conductance (rd)

 $g_{d=\frac{Id}{Vde}}$ for small values of VDS which may also be expressed as

 $g_d = g_{d0} (1 - (\frac{Vgs}{Vp})^{1/2})$

Where gdo is the value of drain conductance

When the variation of the rd with VGS can be closely approximated by the expression

 $rd=(\frac{r_0}{1-KVgz})$ Where ro = drain resistance at zero gate bias.K = a constant, dependent upon FET Go to Setting

type.

SPECIAL PURPOSE DEVICES

Zener Diode:

Zener Diode is a reverse-biased heavily-doped PN junction diode which operates in the breakdown region. The reverse breakdown of a PN- junction may occur either due to Zener effect or avalanche effect. Zener effect dominates at reverse voltages less than 5 volt whereas avalanche effect dominates above 5 V. Hence, first one should be called Zener diode. But for simplicity, both types are called Zener Diodes. The breakdown voltage of a Zener diode can be set by controlling the doping level. For Zener diodes, silicon is preferred to Ge because of its high temperature and current capability. This post includes explanation of operation of Zener diode and V-I Characteristics of Zener Diode.

Operation of Zener Diode:


- Zener Diodes are normally used only in the reverse bias direction.
- It means that the anode must be connected to the negative side of the voltage source and the cathode must be connected to the positive side.
- A main difference between Zener diodes and regular silicon diodes is the way they are used in the circuits.
- It is primarily used to regulate the circuit voltage as it has constant Vz.
- A large change in IR will cause only a small change in Vz. It means that a zener diode can be used as an alternate current path. The constant Vz developed across the diode can then be applied to a load.
- Thus the load voltage remains at constant by altering the current flow through the Zener diode.

The V-I Characteristics of a Zener Diode can be divided into two parts

- (i) Forward Characteristics
- (ii) Reverse Characteristics


Forward Characteristics

The forward characteristics of a Zener diode is shown in figure. It is almost identical to the forward characteristics of a P-N junction diode.



Reverse Characteristics

As we increase the reverse voltage, initially a small reverse saturation current Io. Which is in A, will follow. This current flows due to the thermally generated minority carriers. At a certain value of reverse voltage, the reverse current will increase suddenly and sharply. This is an indication that the breakdown has occurred. This breakdown voltage is called as Zener breakdown voltage or Zener voltage and it is denoted by V_z.




Reverse Characteristics of Zener Diode

The value of V_z can be precisely controlled by controlling the doping levels of P and N regions at the time of manufacturing a Zener diode. After breakdown has occurred. The voltage across Zener diode remains constant equal to V_z . Any increase in the source voltage will result in the increase in reverse Zener current. The Zener current after the reverse breakdown must be controlled by connecting a resistor R as shown in figure. This is essential to avoid any damage to the device due to excessive heating.

Zener Region and its importance

Reverse breakdown of the zener diode operates in a region called zener region, as shown in figure. In this region the voltage across zener diode remains constant but current changes depending on the supply voltage. zener diode is operated in this region when it is being used as a voltage regulator. The complete v-i characteristics of zener diode is as shown in figure



V-I Characteristics of Zener Diode

BREAKDOWN MECHANISMS IN DIODES:

The avalanche breakdown occurs because of the ionisation of electrons(reverse saturation current) and hole pairs whereas the Zener breakdown occurs because of **heavy doping**. These are explained below in details.

Avalanche Breakdown:

The mechanism of avalanche breakdown occurs because of the reverse saturation current. The P-type and N-type material together forms the PN-junction. The depletion region develops at the junction where the P and N-type material contact.

The P and N-type materials of the PN junction are not perfect, and they have some impurities in it, i.e., the p-type material has some electrons, and the N-type material has some hole in it. The width of the depletion region varies. Their width depends on the bias applied to the terminal of the P and N region.

The reverse bias increases the electrical field across the depletion region. When the high electric field exists across the depletion, the velocity of minority charge carrier crossing the depletion region increases. These carriers collide with the atoms of the crystal. Because of the violent collision, the charge carrier takes out the electrons from the atom.

The collision increases the electron-hole pair. As the electron-hole induces in the high electric field, they are quickly separated and collide with the other atoms of the crystals. The process is continuous, and the electric field becomes so much higher then the reverse current starts flowing in the PN junction. The process is known as the **Avalanche breakdown**. After the breakdown, the junction cannot regain its original position because the diode is completely burnt off.

Zener Breakdown:

The PN junction is formed by the combination of the p-type and the n-type semiconductor material. The combination of the P-type and N-type regions creates the depletion region.

The width of the depletion region depends on the doping of the P and N-type semiconductor material. If the material is heavily doped, the width of the depletion region becomes very thin.

The phenomenon of the Zener breakdown occurs in the very thin depletion region. The thin depletion region has more numbers of free electrons. The reverse bias applies across the PN junction develops the electric field intensity across the depletion region. The strength of the electric field intensity becomes very high.

The electric field intensity increases the kinetic energy of the free charge carriers. Thereby the carriers start jumping from one region to another. These energetic charge carriers collide with the atoms of the p-type and n-type material and produce the electron-hole pairs.

The reverse current starts flowing in the junction because of which depletion region entirely vanishes. This process is known as the Zener breakdown.

Applications of zener Diode are as follows:

Zener diodes have a large number of application. few of them are

(i) Zener diode is used as a voltage regulator.

- (ii) Zener diode is used as a peak clipper in wave shaping circuits.
- (iii) Zener diode is used as a fixed reference voltage in transistor biasing circuits.
- (iv) Zener diode is used for meter protection against damage from accidental application of

excessive voltages

Zener Diode as Voltage Regulators:

The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region. It permits current to flow in the forward direction as normal, but will also allow it to flow in the reverse direction when the voltage is above a certain value - the breakdown voltage known as the Zener voltage. The Zener diode specially made to have a reverse voltage breakdown at a specific voltage. Its characteristics are otherwise very similar to common diodes. In breakdown the voltage across the Zener diode is close to constant over a wide range of currents thus making it useful as a shunt voltage regulator.




Fig 3: Zener diode shunt regulator

The purpose of a voltage regulator is to maintain a constant voltage across a load regardless of variations in the applied input voltage and variations in the load current. A typical Zener diode shunt regulator is shown in Figure 3. The resistor is selected so that when the input voltage is at $V_{IN(min)}$ and the load current is at $I_{L(max)}$ that the current through the Zener diode is at least $I_{z(min)}$. Then for all other combinations of input voltage and load current the Zener diode conducts the excess current thus maintaining a constant voltage across the load. The Zener conducts the

least current when the load current is the highest and it conducts the most current when the load current is the lowest.

If there is no load resistance, shunt regulators can be used to dissipate total power through the series resistance and the Zener diode. Shunt regulators have an inherent current limiting advantage under load fault conditions because the series resistor limits excess current.

A zener diode of break down voltage V_z is reverse connected to an input voltage source V_i across a load resistance R_L and a series resistor R_s . The voltage across the zener will remain steady at its break down voltage V_z for all the values of zener current I_z as long as the current remains in the break down region. Hence a regulated DC output voltage $V_0 = V_z$ is obtained across RL, whenever the input voltage remains within a minimum and maximum voltage.

Basically there are two type of regulations such as:

a) Line Regulation

In this type of regulation, series resistance and load resistance are fixed, only input voltage is changing. Output voltage remains the same as long as the input voltage is maintained above a

∆V₀ *100

minimum value.Percentage of line regulation can be calculated by =
where
$$V_0$$
 is the output voltage and V_{IN} is the input voltage and ΔV_0 is the change in output
voltage for a particular change in input voltage ΔV_{IN} .

b) Load Regulation

In this type of regulation, input voltage is fixed and the load resistance is varying. Output volt remains same, as long as the load resistance is maintained above a minimum value.

$$\left[\frac{V_{NL} - V_{FL}}{V_{NL}}\right] * 100$$

Percentage of load regulation =

where V_{NL} is the null load resistor voltage (ie. remove the load resistance and measure the voltage across the Zener Diode) and V_{FL} is the full load resistor voltage

UNIJUNCTION TRANSISTOR:


Uni Junction Transistor (UJT) is a three terminal semi conductor switching device. As it has only one PN junction and three leads, it is commonly called as Uni Junction Transistor.

The three terminals are: Emitter (E), Base1 (B1) and Base2 (B2).

Construction and Symbol:

The basic structure and symbol of UJT is shown in figure below.

It consists of a lightly doped n-type silicon bar with a heavily doped p-type material alloyed to its one side closer to B2 for producing single PN junction.



Here the emitter leg is drawn at an angle to the vertical and the arrow indicates the direction of the conventional current.

Operation of UJT:

The inter base resistance between B2 and B1 of the silicon bar is, $R_{BB}=R_{B1}+R_{B2}$.

With emitter terminal open, if voltage V_{BB} is applied between the two bases, a voltage gradient is established along the n-type bar.

The voltage drop across R_{B1} is given by $V_1 = \eta V_{BB}$, where the intrinsic stand-off ratio

$$\eta = \frac{R_{B1}}{R_{B1} + R_{B2}}$$
. The typical value of η ranges from 0.56 to 0.75.

This voltage V_1 reverse biases the PN-junction and emitter current is cut-off. But a small leakage current flows from B2 to emitter due to minority carriers. The equivalent circuit of UJT is shown in figure below.





Fig. UJT equivalent circuit.

If a negative voltage is applied to the emitter, PN-junction remains reverse biased and the emitter current is cut-of. The device is now in the 'OFF' state.

If a positive voltage V_E is applied to the emitter, the PN-junction will remain reverse biased so long as V_E is less than V_1 . If V_E exceeds V_1 by the cut-in voltage vy, the diode becomes forward biased. Under this condition, holes are injected into n-type bar. These holes are repelled by the terminal B2 and are attracted by the terminal B1. Accumulations of holes in E to B1 region reduce the resistance in this section and hence emitter current I_E is increased and is limited by V_E . The device is now in the 'ON' state.

Characteristics of UJT:

Figure below shows the input characteristics of UJT.



Here, up to the peak point P, the diode is reverse biased and hence, the region to the left of the peak point is called cut-off region.


At P, the peak voltage $V_P = \eta V_{BB} + V_{\gamma}$, the diode starts conducting and holes are injected into n-layer. Hence, resistance decreases thereby decreasing V_E for the increase in I_E. SO there is a negative resistance region from peak point P to valley point V.

After the valley point, the device is driven into saturation and behaves like a conventional forward biased PN-junction diode. The region to the right of the valley point is called saturation region. In the valley point, the resistance is changes from negative to positive. The resistance remains positive in the saturation region.


Due to the negative resistance property, a UJT can be employed in a variety of applications, viz., a saw-tooth wave generator, pulse generator, switching, timing and phase control circuits.

UJT Relaxation Oscillator:

The Relaxation oscillator using UJT which is meant for generating saw-tooth waveform is shown in figure below:







It consists of a UJT and a capacitor C_{E} which is charged through R_{E} as the supply voltage V_{BB} is switched ON.

The voltage across the capacitor increases exponentially and when the capacitor voltage reach the peak point voltage V_P , the UJT starts conducting and the capacitor voltage is discharged rapidly through EB1 and R1.

After the peak point voltage of UJT is reached, it provides negative resistance to the discharge path which is useful in the working of the relaxation oscillator. As the capacitor voltage reaches zero, the device then cuts off and capacitor C_E starts to charge again. This cycle is repeated continuously generating a saw-tooth waveform across C_E .

The inclusion of external resistors R2 and R1 in series with B2 and B1 provides spike waveforms. When the UJT fires, the sudden surge of current through B1 causes drop across R1, which provides positive going spikes.

Also, at the time of firing, fall of V_{EB1} causes I₂ to increase rapidly which generates negative going spikes across R₂. By changing the values of capacitance C_E (or) resistance R_E, frequency of the output waveform can be changed as desired, since these values control the time constant R_EC_E of the capacitor changing circuit.

Frequency of oscillations:

The time period and hence the frequency of the saw-tooth wave can be calculated as follows. Assuming that the capacitor is initially uncharged, the voltage V_c across the capacitor prior to breakdown is given by

$$V_C = V_{BB} \left(1 - e^{-t/R_E C_E} \right)$$

Where R_EC_E = charging time constant of resistor-capacitor circuit, and t= time from the commencement of the waveform. The discharge of the capacitor occurs when V_C is equal to the peak-point voltage V_P, i.e,

$$V_P = \eta V_{BB} = V_{BB} \left(1 - e^{-t/R_E C_E} \right)$$

$$\Rightarrow \eta = 1 - e^{-t/R_E C_E}$$

$$e^{-t/R_E C_E} = 1 - \eta$$

$$\therefore t = R_E C_E \log_e \left(\frac{1}{1 - \eta} \right)$$

$$= 2.303 R_E C_E \log_{10} \left(\frac{1}{1 - \eta} \right)$$

If the discharge time of the capacitor is neglected, then t=T, the period of the wave. Therefore, frequency of oscillations of saw-tooth wave,


$$f = \frac{1}{T} = \frac{1}{2.3R_E C_E \log_{10} \left(\frac{1}{1 - \eta}\right)}$$

SCR (SILICON CONTROLLED RECTIFIER)

The basic structure and circuit symbol of SCR is shown in figure below.

It is a four layer three terminal device in which the end p-layer acts as anode, the end n-layer acts as cathode and p-layer nearer to cathode acts as gate.

As leakage current in silicon is very small compared to germanium, SCR's are made of silicon and not germanium.



(a) Basic Structure

(b) Circuit symbol

Fig, Basic structure and circuit symbol of SCR.


Operation of SCR:

The operation of SCR is divided into two categories,


i) When gate is open:

Consider that the anode is positive with respect to cathode and gate is open.

The junctions J_1 and J_3 are forward biased and junctions J_2 is reverse biased. There is depletion region around J_2 and only leakage current flows which is negligibly small. Practically the SCR is said to be 'OFF'. This is called forward blocking state of SCR and voltage applied to anode and cathode with anode positive is called *forward voltage*. This is shown in figure (a) below.



With gate open, if cathode is made positive with respect to anode, the junctions J_1 , J_3 become reverse biased and J_2 forward biased. Still the current flowing is leakage current, which can be neglected as it is very small. The voltage applied to make cathode positive is called reverse voltage and SCR is said to be in reverse blocking state. This is shown in the figure (b) below.




2. When gate is closed:

Consider that the voltage is applied between gate and cathode when the SCR is in forward blocking state. The gate is made positive with respect to the cathode. The electrons from n-type cathode, which are majority in number, cross the junction J_3 to reach to positive of battery.

While holes from p-type move towards the negative of battery. This constitutes the gate current. This current increases the anode current as some of the electrons cross junction J_2 . As anode current increases, more electrons cross the junction J_2 and the anode current further increases. Due to regenerative action, within short time, the junction J_2 breaks and SCR conducts heavily.

The connections are shown in the figure. The resistance R is required to limit the current. Once the SCR conducts, the gate loses its control.



Characteristics of SCR:

The characteristics are divided into two sections:

i) Forward characteristics ii) **Reverse characteristics**

i) Forward characteristics:

It shows a forward blocking region, when $I_G=0$. It also shows that when forward voltage increases up to V_{BO}, the SCR turns ON and high current results.

It also shows that, if gate bias is used then as gate current increases, less voltage is required to turn ON the SCR.


If the forward current falls below the level of the holding current I_{H} , then depletion region begins to develop around J_2 and device goes into the forward blocking region.

When SCR is turned on from OFF state, the resulting forward current is called latching *current* I₁. The latching current is slightly higher than the holding current

ii) **Reverse characteristics:**

If the anode to cathode voltage is reversed, then the device enters into the reverse blocking region. The current is negligibly small and practically neglected.


If the reverse voltage is increases, similar to the diode, at a particular value avalanche breakdown occurs and a large current flows through the device. This is called reverse breakdown and the voltage at which this happens is called reverse breakdown voltage



Two Transistor Analogy:

The easiest way to understand how SCR works it of visualize it separately into two halves, as shown in the figure. The left half is a p-n-p transistor and right half is n-p-n transistor. This is also called two transistor model of SCR.

The collector current of T_1 becomes base current of T_2 and collector current of T_2 becomes base current of T_1 .



Fig, Two transistor model of SCR.

Mathematical Analysis:

Let I_{C1} and I_{C2} are collector currents, I_{E1} and I_{E2} are emitter currents while I_{B1} and I_{B2} are base currents of transistors T_1 and T_2 .

Let both the transistors are operating in active region.

From transistor analysis we can write,

$$I_{C1} = \alpha I E_1 + I_{CO1}$$
 and $I_{C2} = \alpha I E_2 + I_{CO2}$

Where I_{CO} = Reverse current (or) leakage current.

And
$$\alpha = \frac{\beta}{1+\beta}$$

Now, $I_{E2} = I_{C2} + I_{B2}$

 $\begin{array}{rcl} I_{\mathsf{A}} &=& \mathsf{Anode \ current} &=& I_{\mathsf{E1}} \\ I_{\mathsf{K}} &=& \mathsf{Cathode \ current} &=& I_{\mathsf{E2}} \\ I_{\mathsf{G}} &=& \mathsf{Gate \ current} \end{array}$

Now, $I_K = I_A + I_G$

$$\therefore I_{E2} = I_A + I_G = I_{C2} + I_{B2}$$

But $I_{B2} = I_{C1} + I_{G}$

$$\therefore I_A + I_G = I_{C2} + I_{C1} + I_G$$

Substituting I_{C1} and I_{C2},

$$\therefore I_A = \alpha_1 I E_1 + I_{CO1} + \alpha_2 I E_2 + I_{CO2}$$
$$\therefore I_A = \alpha_2 (I_A + I_G) + \alpha_1 I_A + I_{CO1} + I_{CO2}$$

$$\therefore I_A - \alpha_2 I_A - \alpha_1 I_A = \alpha_2 I_G + I_{CO1} + I_{CO2}$$


:
$$I_A = \frac{\alpha_2 I_G + I_{CO1} + I_{CO2}}{1 - (\alpha_1 + \alpha_2)}$$

In blocking state α_1 and α_2 are small. Thus I_A is small.


As $\alpha_1 + \alpha_2$ approaches unit, the SCR is ready to enter into conduction. Thus due to positive gate current, the regenerative action takes place and SCR conducts.

Varactor Diode:

- > We know that the transition capacitance c(t) is given by $c(t) = \frac{\mathcal{E}A}{2}$
- In both alloy junction diode and grown junction diode as the magnitude of the reverse bias increases, the width 'w' of the transition region increases, and the junction capacitance c(t) reduces.
- The voltage- variable nature of transition capacitance of reverse-biased pn- junction may be utilized in several applications such as
 - 1) In voltage tuning of an LC resonant.
 - 2) Self balancing bridge circuits.
 - 3) In parametric amplifiers etc.
 - 4) FM radio and TV receivers, AFC circuits.
 - 5) Used in adjustable band pass filters.
 - > This special diode is made especially for the above applications which are biased on the voltage- variable capacitance are called "Varactor diode" or "Varicap" or "Voltacap".



Varactor diode symbol and circuit models are shown below.



C(t) = 20pF, R(s) = 8.5 ohms, R(r) > 1M (usually neglected).

Tunnel diode:

- A normal pn-junction has an impurity concentration of about 1 part in 10^8. With this amount of doping, the width of depletion layer, which constitutes the potential barrier of the junction, is of the order of 5 microns (5x10⁻⁴ cm).
- If the concentration of impurity atoms is greatly increased, say 1 part in 10³ the device characteristics are completely changed. The new diode was announced in 1958 by Leo Esaki. This diode is called 'Tunnel diode' or 'Esaki diode'.
- > The barrier potential VB is related with the width of the depletion region with the following equation.

$$V_{B} = \frac{q N_{A}}{2\epsilon} . \omega^{2} \qquad \Rightarrow \omega^{2} = \frac{2V_{B} \epsilon}{q N_{A}}.$$

- From the above equation the width of the barrier varies inversely as the square root of impurity concentration.
- As the depletion width decreases there is a large probability that an electron will penetrate through the barrier. This quantum mechanical behavior is referred to as tunneling and hence these high impurity density pn-junction devices are called Tunnel diodes. This phenomenon is called as 'tunneling'.

Energy band structure of heavily doped pn-junction diode under open circuited conditions:

In the energy band structure for the lightly doped pn-diode, the Fermi level E_f lies inside the forbidden energy gap. In the heavily doped pn-diode E_f lies out side the forbidden band.

We know that, $Ef = Ec - KT \ln(Nc/ND)$

For a lightly doped semiconductor,
$$N_{\rm D}$$
 < Nc, So that $\ln\left(\frac{N_{\rm c}}{N_{\rm D}}\right)$ is a positive number. Hence $E_{\rm f}$

For a heavily doped semiconductor donor concentrations are more so that, N_D > Nc and is

< Ec, and the Fermi level lies inside the forbidden band.

 $\ln\left(\frac{N}{N}\right)$

a negative number. Hence $E_f > Ec$, and the Fermi level lies outside the forbidden band.

Similarly,
$$E_{f} = E_{v} + KT \ln\left(\frac{N_{v}}{N_{A}}\right)$$
.

For heavily doped p-region, $N_A > N_V$, and the Fermi-level lies in the Fermi-level lies in the valance band.

The energy band structure in a heavily doped pn-diode under open circuited condition is shown in the figure.

We have

$$E_{G} = KT \ln \left(\frac{\frac{N_{C}N_{V}}{n_{i}^{2}}}{n_{i}^{2}} \right)$$
$$E_{O} = KT \ln \left(\frac{N_{D}N_{A}}{n_{i}^{2}} \right)$$

Comparing above two equations for heavily doped pn-diode we find that $E_0 > E_G$. Therefore, the contact difference of potential energy E_0 exceeds the forbidden energy gap voltage E_G .




Fig. energy band in a heavily doped pn-diode under open circuited condition.

The Fermi level E_f in the p-side is at the same energy as the Fermi level Ef in the n-side. Note that there are no filled states on one side of the junction which are at the same energy as empty allowed states on the other side. Hence there can be no flow of charge in either direction across the junction, and the current is zero for an open circuited diode.

The volt-ampere characteristic:

If a reverse bias voltage is applied to the tunnel diode, the height of the barrier is increased above the open-circuit value EO. Hence the n-side levels must shift downward with respect to the p-side levels as shown in the figure below.




Fig. Under applied reverse bias

We now observe that there are some energy states in the valance band of the p-side which lie at the same level as allowed empty states in the conduction band of the n-side. Hence these electrons will tunnel from the p to the n-side, giving rise to a reverse diode current. As the magnitude of the reverse bias increase, causing the reverse current to increase.

Consider if a forward bias is applied to the diode so that the potential barrier is decreased below Eo. Hence the n-side levels must shift upward with respect to those on the p-side.

The energy band diagrams for a heavily doped under forward bias conditions are shown in figure below.




Fig. As the bias is increased, the band structure changes progressively from (a) to (d).

From fig (a) we can observe that the electrons will tunnel from the n to the p material giving rise to the forward current. As the forward bias is increased further, the maximum number of electrons can leave from occupied states on the right side of the junction, and tunnel through the barrier to the empty states on the left side of the junction giving rise to the peak current Ip.

If still more forward bias is applied, fig© is obtained and the tunneling current decreases. Finally if the forward bias is larger there is no9 empty allowed states on one side of the junction at the same energy as occupied states on the other side, the tunneling current must drop to zero.

The v-I characteristics of tunnel diode is shown in fig.




Fig.-I Characteristics of a tunnel diode.


The tunnel diode exhibits a negative resistance characteristics between peak current Ip and valley current Iv. The tunnel diode is excellent conductor in the reverse bias conditions.

By applying small forward bias voltage to the tunnel diode the current increases and reaches to the maximum level. The maximum for small forward bias voltage is called as 'peak current (Ip)'.The corresponding voltage to the peak current is called 'peak voltage (Vp)'.

If forward bias voltage is increased beyond the peak voltage the current starts decreasing and reaches to the maximum level. This minimum value of the current is called as "valley current (Iv)". The corresponding voltage to the valley current is called as "valley voltage (Vv)".

If forward bias voltage is increased beyond valley voltage it exhibits the same characteristics as ordinary diode.

The tunnel diode symbol and small-signal model are shown in fig. below.




Applications of Tunnel diode:

- 1. It is used as a very high speed switch, since tunneling takes place at the speed of light.
- 2. It is used as a high frequency oscillator.

Photodiode:


The photodiode is a device that operates in reverse diode. The photodiode has a small transparent window that allows light to strike one surface of the pn-junction, keeping the remaining sides unilluminated.



The symbol of photodiode is shown in figure below.



A photodiode differs from a rectifier diode in that when its pn-junction is exposed to light, the reverse current increases with the light intensity. When there is no incident light the reverse current, I_{λ} , is almost negligible and is called the dark current. An increase in the amount of light intensity, expressed as irradiance (mW/cm²), produces an increase in the reverse current.



Typically, the reverse current is approximately 1.4 μA at a Reverse bias voltage of 10V with an irradiance of 0.5 mWcm^2.

Therefore $R_R = V_R/I_\lambda = 10v/1.4\mu a = 7.14M\Omega$

At 20 mW/cm², the current is approximately 55 μ a at VR=10v.

Therefore, $R_R = V_R / I_{\lambda} = 10v/55 \mu a = 182K\Omega$

Hence the photodiode can be used as a variable-resistance device controlled by light intensity.

The volt-ampere characteristics of photodiode are shown in figure.




Fig. V-I characteristics of photo diode.

Advantages of Photo diodes:

- 1. It can be used as variable-resistance device.
- 2. Highly sensitive to the light.
- 3. The speed of operation is very high.

Disadvantages of Photo diodes:

1. The dark current is temperature dependent.

Applications of photodiode:

- 1) Photodiodes are commonly used in alarm systems and counting systems.
- 2) Used in demodulators.
- 3) Used in encoders.
- 4) Used in light detectors.
- 5) Used in optical communication systems.

$$\frac{1}{12} \frac{1}{12} \frac$$

Scanned by CamScanner

2

· Lool

100% & Boolan Algebra: 2 Three of the basic laws & Boolean Algebra The commutative laws, associative laws & the distributive commutative Laws: Law D: A+B=B+A: - This states that the order by which the variables are ored makes no difference 84 the olp. The totate take are identical. Therefore, A OR B is same of BORA B+A-BA-ALB F+ 13 1 00 00 0 0]. 0 0 The commutative law of multiplication in which the variably are indef Law@= AB = BA; in the olp. The touth tably are stelly that the order A AND B is same of B AND A. makes no difference idential. martine B.A BA A&B 0 00 B 0 0 01 0.0 0 0 D 0.1 0 O

A spoliative law: Lawo A+(B+C)=(A+B)+C - iluis law starty that oring & several raniables, the regult is the same regardless of the grouping of the variables. For the variables. A OR B OREA with C. 13 the same ag 1B+C A oreq with B ORC. ABC 0 (A+B)+C 000 AFB ABC 001. B O 0 0 0 010 0 Õ 0 0 0 110 0 16 The associative law of Multiplication states that it makes no difference in which is an international in Law @= (AB) C = A(BY)= order the variables are grouped when Anding several va For those variables, A AND B ANDER withic is the same A ANDMAN AND A IN 2 A ANDEQ With B AND C. 1000 m (AB)C 000 0 IAB ABC 00 O O 0 000 0 010 0 0 1 6 O 001 01 0 0 6 0 0 010 100 0 O 11 6 101 0 O 00 0 0 110 0 0 0 1 0

your Als bitulive law: Same caw: A CB+C) = A B + AC = The distributive law states thopo that Oping several variables and AnDing-the sesuit with a single variable is quivalent to ANDing the result with a single variable with each of the several variably of they Oping the products ABAAC A-C A-B ABC (B-PC)/A-(BFC) 0 0 ABC O 000 0 0 001 0 0 0 000 0 010 0 0 0 01 0 0 0 0 T 011 0 0 0 0 100 1.1 101 0 0 0 00 100 0 0 Demorgan's Theorems: Demorgan suggested two theoremy that form an Engpostant part of Bookey algebra. 1) AB = A+B - The complement of a product is equal fothe sum of the complements A+B AB B ſ 0 0 0 -

2) A+B = AB :- The complement of a sur Px e to the product of the complements 12 A.B A+B A'B 1 00 O Ũ 0 0 Ö 10 \bigcirc 0 Booleay expressiony one constructed by connecting Cononical & standard forms = Boolean constants & variables with the Boolein operations. These Boolegy expressions are also known as Boolegy timet. Exi Boolean fundion in writtenay f(A,B,C) orig f(AIBIC)=(A+B)C or d=(A+B)C let us conside the four variable Boolean function f(A,B,L,D) = A + B,C + A,C,DEach occurrence & a variable in either a complemented of any on complemented form is alled a lite A product terry is defined as either a literal of a product of literaly. Scanned with CamScanner

pooduct of sum torm - (Pos) 1 pos A product & sums is any groups of sum antary $\overline{a} \times 1$) $f(A_1B_1C) = (A+B) \cdot (\overline{B}+C)$ Comonils ANDed together. form. Protuct 2) flpiairis) = (p+G)* (R+5)*(P+5) Canonilly form (standpird Sop & Postforme) = sun termy. The annial from are the special coses of sop ins. Proof. Price ne also known as standard so i to pas froms. Standard Sop-form or minterry canonical firming If each terry in sop form contains all the literals the the sop form in known as standard or canonial sopform Eacy individual terry in the standard sop form is alled Mentery. These fore, canonial sop-form in also knowy as mentery canonial form. ext= f(A,B,C) = ABC+ABC+ABC Each poolut term consists of all Literals in either complement form or un complementer form. Standard Pos fing of Maxtery Canonial form; It each term in pos formy contains all the liter In H = pos form is known as standard a

nilal postiming. Each individual term in the (L rdard pos form is called maxterm. morefore nonical postorial it also know as maxtering Enonical :M -Ex: ALAIB, C) = (A+B+C) + (A+B+C) Each sum terry consists of A1B, c) = Em - sop all titerals in cetting complement AIBIC) = TIM - POS form a concomplemente form. duct-of-sums simplification; (1+1= A) APLES 4BCD++BD= ABD(C+1) (A.1=A) = ABD. 1 = ABD A BCD + ABCD = AED (B+B) (.B+B=1) (v) A.1=A = ACD.1 = AED XY +XYZ+XYZ+XYZ 3) = XY(1+Z)+XYZ+XYZ A+1=1 = XY + XY = + XY2 = XY (HZ) + XYZ = xy+xyz · A+AB= AFB = Y (X+XZ) = Y (X+Z) Scanned with CamScanner

ABC + ABC + ABC F12P M = AC(B+B)+ABC (4) me e (A+A= = AC+ABC $= \dot{A}(z+Bc) = \overline{A}(z+B)$ 1200/Carl Sunt ABC+ABC+ABE = A((+B) LHS = ABC+ABC +ABZ -100 = AC(B+B)+ ABE 5 ·: A + AB = A A (C+BE) = A (C1B) ZACTAR = R.HS (ABCD + BCD + BCD + BCD $= BCD(\overline{A}+1) + BCD + BCD$ = BCD+BCD+BCD = BD(C+T) + BTD $= B(\overline{D} + \overline{C}D) \quad (:A + \overline{A}B = A + B)$ $= B(\overline{D} + \overline{C}) \quad (:A + \overline{A}B = A + B)$ (A++=+) $Actc(A+\overline{AB}) = Ac+Ac+\overline{ABC}$ $= c(A+\overline{A}B)$. = c(A+B)A+AB=K (7) ABED + ABCD + ABD = ABD (E+4) + ABD 8) = ABD+ABD = BD(A+A) (A+A=1) - BD

Scanned with CamScanner

Map Method:

The Boolegy fundings ande simplified by lay laws, ruly & Theorems, the simplificity of Boolo stiap is very important as it saves. the Havelware wine je hence the cost An design of specific Boolean mutigy. on the other hand, the map method gives s a systematic approach for simplifying a Boolegy Apression. The Map method, first proposed by veitch + Modified by Karnaligh, hence it is known as the leiten diagram or the Karnaugh Map. re-Vanable, Two-variate, Pure-variatient say variate Maps: The babis. of this method is graphical chart-Knowy og Karnaugy Map (K-Mgp). It confering boxig Gillet Cells. Each of the cell represents one of the 21 possible protuits that Can be formed from n variables. Thus, a 2-variable map contains 2= 4 cells, a 3-variable Map Contains 23=8 Cells & So for the AB 200 of 11 A 100 01 11 10 ·A/BO1 11 A 3-variable rap values 0 101 4-Variable map 2-variable rap (8 cells) A 1-variable map (ucells) 16 cells) (2 cells)

01810 Representation of Truthe take on Karnaugh Map CKing we K-maps plotted from truth table 2-f 3-vaniary, 77 Priog B ALB 0 AB 0 21 0. D 00 0 (α) a 0 1 10 0 2-Variality 10 00 11 ACC 0 000 6 00.1 0 01.0 1 Bi BC BC 0 01.1 RC (a)A 00 5 C 0 101 1 ١ 110 0 ((3-Vanisles Grouping cells for simplification; 1) Grouping Two Adjacent oney (pair) > pair & vertically & horizontally adjalent is the -> celling the tefe most columny tright most columny. one considered to be adjacent the top row to bottemy row are confidered to

of two overlapping pair of 18 considered. 595 > Twee group of pairs. On beformed, But only two in the include all 1's present in the pairs are nough to include all 1's present in the kingt A DOG OIL 11 10 Grouping/ Four adjarent one Quar! -> Group of Four adjacent 1's Gilled Quard. -) Four 15 are horizontally. adjacent & vartically advant adjalent -) & Four i's are thas zunge ittey are confidered adjacent to each other. > Fair 1's ThP-7 botton. sours are only feren 4 left most + risht most columny are also adjacent to each other. AB 00 at GI 21 1/1.1.1 (0) " Grouping Eight Algacent. ones (octet) :-GYAD Group of cight adjacent 1's Gilled octet. -s & i's one horizontally & vertically adjacent -> left most & vight most cells age adjacant -s top 4 boottomy cells are adjacent.

1.2° al 12 48 contral prime Illegal Groupings L'ent 50) Diagonal Groupiny. Groupin of odd number is illead of cells is illegal. > Prime Implicante & K-MgPx: obtain the prime implicing to she boolday 65-pm/2; (12 y y-mp do (4,Bec) = (0,1,3,5,2) GOTABE+ABC. Soli- A 60 01 11 10 AB(CAT) = AB AB GO ABL+ABL+ABL+AB = AL(B+B) + AC(B+B f(AIB,C)= AB+C = AC+AC The prime Pupplicants on given c(7+9)2C Boole ay expressing one A.B.L.C. GI-AC Esson tral prime Dupliquit i A JBC) 990-299. 10 01 The three prime implicants BC 1 0 AC, BC+AB. Howedy G, only two 6,->1 prime implicant: ATC 4 AB are enough ! to include all 1's present in the kingp. Thus prime implicants TC4 ABQE Gilles essential Prime PupliGuts. In general , we Gus A BOR winimum number of prime emplicants required to Scanned with CamScanner

ie all 1's present for it k-map are Gilled 8 intial prime pyplicintz. linimize the expression Y=ABC+ABC+ABC+ABC BE Group1 = AC ABE+ABC ABC BC BC 10 GG = AC (B+B); AC AO CO = ABE + ABC + ABE Al = AB(Ets) + AB(Etc) Group 2- : B = AB+AB = B(ATA)=B Y= ABED + ABED + ABED + ABED + ABED + ABED + AECT miningo - toe Sapressing CD G3-ARCD 四百万 ED 13 01: 00 ĀB 1 AB 01 1 1 AD 11 Y= ABCDT AED'TBE AB 10 Reduce the following four variable function to ity minimum sum of much h 1 V-ABCD+ABCD+ABCD+ABCD+ABCD+ABCD +ABED+ARCD+ABED +ABED+ARCD+ABED suy of products form 7-G-1=BC AB 1900 L 501: 1 - 6-2 = AD 14= BC+AD+BD 0 00 AB 01 AB AB 11 T 375

> Redule - the following function asing K-map Techn £(4,8 AB -f(A, B, C, D) = Em (0,1,4,8,9,10). C.D CD 147 Et ED. 11 10 AB. 0 301: AB 00 ASD A13 01 f(AIB,(1D)= AED + ABD+BC 15 AB 11 17 11 ABID 6-2- A-BE 61-Y= (A-1 E-12) (A-1E 15) (A-1B+2) (A+B-12) (A+B+2) > minimize the capyonian 611- 15.1.C. BCBtC Bt C. G12 = Soli A O G3 = A-12 TA Y= (B+C). (B+C) (A+E) > minimize the dollowing expression in the pos form $Y = (\overline{A} + \overline{B} + C + D) (\overline{A} + \overline{B} + \overline{C} + D) (\overline{A} + \overline{B} + \overline{C} + \overline{D}) (\overline{A} + \overline{B} + \overline{C} + D)$ (A+B+E+D) (A+B+L+D) $(\overline{A}+\overline{B}+L+\overline{D})$ (A+B+C+D)Z+D Z+D 10 AB COCHD CHE $G_1 = B + E$ 501: A+D 00 0 ATB OI 0 Y 2 (B+C+0) (B+C) (A+2 G2 0 0 0 TATE 11 0 G = (3+C+D) 7,08101 C

a dule the following forward using K-map techniques f(A, E, C, D) = TIM (0, 2, 3, 8, 9, 12, 13, 15) CH0, CH5 THE THO GI= A+C AB 10 G2 = A+5+0 -43. AtB -62 G3= AtBtc Gy= AtBED AAB 11 $f = (\overline{a} + \overline{b} + \overline{b}) \cdot (\overline{A} + \overline{b} + \overline{c}) \cdot (\overline{A} + \overline{b} + \overline{c})$ 718101 Drult Care Conditions - In some logic circuity, certain input opprovery. To but rases the old tevel it not deminen, i Conditions nevy occur, in the eiteq thigh & Loos. mere outari- ievels are indicated by y'or d'in the truth tables & are alled don't are alled or don't care conditions or incompletely specified functions. these outputs are defined to input. condetiony fam 000 to 101. For remaining two conditions of ilp, olp is not defined, hence tree one allet don't are condetrong for this truth table. + ext designer is free to make the olp for any "don't Gave" condition the olp for any "don't Gave" condition with a o' or a i in order to produce CIY B. A the simplest olp expression. 0 D 0 ۱ 0 O 0 0 L 1 0 1 1 Ó


Describing Incomplete Booleay function:

ind the rea S/r In expression, -f(A,B,C)= Sm(0,2,4) + -((1,5) mintermy are 0,2.14. The additional lery of (1)5 in bodules to specify the don't are anditiony. This len specifiq that calpute for minterms 145 are not specifi chente trose are ton't care conditions. letter d'is used to indicate don't are conditions putter expression. The above expression indicates have be represent foul are confikers in the winterry canonial formula. Ty the sinilag name, we can really the don't give condition m-the most terry Canonial formula. The cocount ALAIBIC = TIN (21.5,7)+ - (1.3) Minimization & Incompletely specifics Finistions; A circuit designer is free to make the cutput for any to Que condition eitter a d'ord' in order to produle the simple output expression. consider a bratte fable J.O dy A B X N=G It is not always asvisable to 0 AI 000 Rut don't Gives as 1, Here, the don't a 1 001 olp for cell ABC is taken of 1 to form 0 010 a grave & don't care old for cell ABE in ١ 011 100 0 taken as a Binke it is not helping ay 1 (01 4 10 4

Scanned with CamScanner

10 , the reduced sop form of the following function (A, B, C, D) = Em (1,3,7,11,15) + Sd (0,2,4) CD 10 AB 100 CD ED 127 61-AB 62-CD AB 00 Y= AB+CD. Y AB OI ۱ AB 11 educe the following function using Karnaugh map technique f(A,B,C,D) = Em(L5,6,7,12,13) + Ea(4,9,14,15)AB 00 01 511 -B = f(A, B, C, D) = B.NO 01 11 Reduce the following function using Karnaugh map technique $f(A_{1B,c}) = \sum_{m} (0, 1, 3, 7) + \sum_{d} (2, T)$ ABC 01 Soli 0 flais, c) = Atc.

subpactér: + full-subtración is a combinational wirwif that performs a subtraction between two bits, taking puto account borrow of the books significant stage They concust has twee imputy & two outputs. The Three ilF, ore tib & Big, denote the minuend, subbrahend, t previous borrow, respectively. The two cutputy, Df Boit- 1 represent-live difference & old borrow, respective DPSORE Pn puty 1-0 21 1-1-0 Track DI Biy B A 0 0 0 0 0 K-Map . Simplification of D + Bout For Bout BBiy For D A 01 0 (i)0 Bout - ABig + AB + BBig D- TB BR - FT BR + HEBM



May (BCD) Add Gra

The digital. Systems handles the decimal number in the fory of tinary coded decimal number (BCD). A BCD adde is a circuit that adds two BCD digits & produles a scin digit also in BCD. -BCD numbers use 10 digits on to 9 which are represented Butthe binary trong 0000 to 1001, i.e. each BCD digit is represented as a 4-bit binary numbly. when we write BED numbly say 526, 11 can be represented as

Hue, we should note that BCD cannot be me addition of two BLD numbers Can be best greatly thay 9. understood by considering the twee as g that occur when two BCD i digits one added ;

Sum equals 9 or lets with Gry 0: · let us consider additions of 3. 2 6 in BCD. OOPPEBCOAR3 100112 BCDAR9 binary addition & the sum is look of the for 9.

Beelevi 1 clanin Sum greatly thay q with Grry 0;let us consider addition of 648 in Bi 112 0110 K BCD for 6 1000 K BCD for 8 0. 1110 & malid BCD num 6 +8 The sum 1110 is an invalid BCD numble. This has occurred be ause the surp of the how digity exceeds 9. wheneve iters occurs the sum has lobe corriched 1. The addition of six (ollo) in the invalid BCD number as dioug, below - P. D. 0110 & BCD ton 8 TTIOSES, wall RED mambly 000 6 78 +.0100 . 14 0001 0100 K. BCD / 14 Affee addition of 6 Gring is produled into the second descimal position. sun quali q av leg with Gry ?: cet us consider addition of 8+9 in BCD E BCD A 9 1001 0001 < In correct BCD 8 result Scanned with CamScanner

Beeley expressing for the olps of half-substantion By determined as follows. K-map simplificition for half-subtractor FOT BONTOCO FB1 difference A 13 0 AVOID BORROW= TB Villerente Logic diagram Difference Borrow Ty multidigit subtraction, we have to subtract two bits L'initations & Half-subtractor; along with the borrow of the previous digit subfraction. Effectively such subtracting requires subtracting of there a This is not possible with half-sub tracks.

subtractsys -

me subtraction consists of Four possible element operations, namely,

0-0=0 0 - 1 = 1 with 1 borrow

. 1-0 =1

In all operations, each subtrahend bit is subtrailed from the minuend bit. In Gee of second operation the minuend. bill is smalled they the subtrahend bit, hence I is borrowed 548f-as-there are half + for alders, there are half-f-

Half-subtradon: of half-suitradoj is a combinational circui Full -subtractorys. that sub tracts two-bits & produle their differe. E. Thals has an old to specify if a 1 has been borrowed. let us designate minuend bit as At the subtrahend bit as B. The result of aperation A-B for all possible values of A4B is tabulated in below take

•	·°	B	Olps Difference	BONSON	The half-subtractor has two ilp variables f two dp variables
	0	101	 	0	

Scanned with CamScanner

Scanned by CamScanner

a the


Q'

Adder 19 Digital coop computers Porform various 01 metic operations. The most bassic operation, is the iting of two binary digity. This simple addition Sista de Fair possible elementary operations, namely 0+0=0 0+1=1 1+0 =1 The Brist - three crevoliums produce a sum whose longitur cae light but when the last operating 12 performed sum is o digity. The highly continued bit at this result is called a carry, & lowle significant bit is alled sum. The logic circuit which performs this operating is alled a half-ad The circuit which performs additing de twee bits (100 signifiant bits 4 a previous Grry.) is a full-addle. 11a4 - Adda: The half-addes operating needs two binary Flps: augend 4 addend bits & two binary outputs: sum t Grry. The truth table gives the relation between input - Loute variables for half-addle operation. PB B Half-Addle outputs inputs Carry Sun Block schemahic of haff-addy B A 0 0 0 C 1 C 1 0 C

e sours K-Map Simplification for Gry + Sum $\begin{array}{c} A \\ 0 \\ 1 \\ \end{array} \begin{array}{c} 0 \\ 0 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ \end{array} \end{array}$ A 1801 SUM = AB+AB Gryy = AB = A@B. R - Sum B - Gray Si ligariator half-addy Limitations of Half-addle - In multidigit addening a to add two bits along with the arry & previous digit addition. Effectively such addition requires addition of there bits. This is not possible with half-Adder. Hence half-adder are not used in practice. Full-Addle: A Full-addle is a combinational circuit that forms the arrithmetic Sung of three input bits. It consist of three inputy + two outputy. Two of the imput variable denoted by A.L.B, represent the two significant bits to be added, methind input cin, represents the Griffian the previous lower significant position. The truth table for full-addle is showy Scanned with CamScanner

colley function for sum Can be furtille simplified. SUM: ABLIN + ABCIN + ABEIN + ABCIN ollows = Ciy (AB+AB) + Zin (AB+AE) = Cin (AOB) + Zin (AOB) = cin (AOB) + Cin (AOB). = Ciy (D) (DE) RED implified logic diogram to, tail-many SUM A Full-addly an also be implemented with hop half-add 4 one OR gate hart-odda A.B X Cin

Scanned with CamScanner



·175 R Finde composia 181 -A comparator is a special n-bis misinational circuit designed Composator primarily to compage the relative nagnitude of two binary numbers A>B A=B A&B ol.Px The Block diagramy of an n-bit Block diagram & n-bi composator. It receives two n-bitinumbles ALB as ills Depending upon the relative magnitudes of the two number, one of the ops will be high Design 2-bit Composered using gally; me truth fable for 2-bit OPE ? Fs A-21 A=B A>B 0 Bo BI AD D A. 0 0 0 6 0 0 O 0 0 0 0 Ø O 0 O Ó 0 0 D .0 Ø 0 0 0 01 0 0 01 0, 0 0 0 D ,O 0 . 1 O O 0 l 0 O 0 0 0 C 1 O 0 0 Scanned with CamScanner

ASB A=B/ALB Bo. BI A, AD 0 Ø 0 0 I \bigcirc 0 1 0 0 0 Ð. 0 K-map fimplifications B 2 A > B ALAD Y BIBO F& AIAO1 BIBO 10 11 20 0 .10 11 01 00 1 00 OI (1)0) :1) 1 11 UL. (A=B)= A, A, B, B, B, +A, A, B, 10 D + ALAO BIBOTA A B $A > B = A B_1 B_0 + A_1 B_1 + A_1 A_0 B_0$ = A,B, (A,Bo + A,Bo ABI (ABO + AB ALB; A IND BIBD $(A_{D} \textcircled{B}_{O}) (A)$ 1). 10 01 00 1 00 0] 1) 10 A, A, B, + AD B, B, + A, B, 42B -

Scanned by CamScanner

diagram 1S1 AD B, Ab: Déladers - à decide is a multiple-input, multiple-output logic circuit which converts coded inputs puts coded outputs where the input & output Codes age different. The input coae generally we feille bits thay the ditput code Each mput code word produces à different output code word, P.C., there is one to - one mapping from mput code worlds autput code words. This one-to-one mapping can be into

et pressed in a matte table me general structure de de case cioculité l'IPa n:21 , 21 0/Ps as showy in figure, exple d'iller iller iller iller iller iller iller iller iller de case de case d'action d'iller iller iller iller de case de case d'action d'iller de case de case d'action d'iller de case de case d'action d'iller de case d'action d'iller de case d'action d'iller de case d'action d'iller d'iller de case d'action d'iller d'iller de case d'action d'iller d'iller d'iller de case d'action d'iller d'iller de case d'action d'iller General Statuture & de codes the Henceded information is presented og n'inputs producing 2n possible outputs. The 2 Moutput values are from o throng M 2M-1. U sually ria decoder is provided with enable in pate 12 activate decoderd output based on data supply. When any one enable input is unasserted, all outputs & decoder age desables Appli Gations of Decoder; 1. Et Gy be used to implement combinational circuit 2. It Gy be used to convert BCD mits 7-segment code 3. If any the is used in momenter to select. Particular registre. Binary Decode: A decodep which has an m-bit binary input Que la me activated output aut q 29 output code is Called Dinairy de Codle. A binairy de codle is used when it is nece wary to activate ... cractly one of 27 olly based on on M-bit input value. It is similag tordemultiplexed, with only one exception that it has no data input.

Scanned by CamScanner

to 4 Delode; 21 B2 A - Syju Olpsi toe, 2-ill's are decaded. B 2104 into H-OIPs, each OIP. Ende decode f epresenting one do the The two inverters provide the complement of the inputs, nintering of the 2-1/P variables. L'each one d'Four AND gales generates one of the minterms The truth falle ton a 2 to 4 deloded is showy below Rf enable .ilp is 1 (En=1), one. 4 only one of - ocitputs inputs / -the olps, yo to Y3; 13 Yo Y2 Y1 B Y3 A a clive for a given ilp. EM 0 0 O. 0 x The olp yo is active. \mathbf{x} 0 0 D 1-C. Yo=1. when ill's 0 01 O 0 A=B=0, the 01P Y, is 0 0 O. \$ Oh О 0 D e active when ilpit it=0 t B=1. If enable ilpitso E. EN=0, then all the autputy are o'. A = AR I = AB $Y_2 = A\overline{B}$ - Y32 AB Enado(EN)


Scanned by CamScanner

the calle wir Py are de oded int eight of Py, ear 3 to 8 Decodileolp represent one of the mintering of the silp varias The Three invertery - provide the complement of the TPy diventach me of the eight AND gates, generates one of the multerms. Evalue input is provided to a chive decide output based on data imputs A, B + G mile . Truth taske 3108 Decalle OPS Y7. 16 15 74 13 4241 70 51 BC. ETLINA EN 0000 000000 XX 10 0.000 00 0.0 0 D 0100 5.O. Q.1. 01000 0.0.0 O 0.0.0 0000 0,0000 0 0 ÓÖ O. 0.0000 0 logic diagram 0 0 0 0 0000 ANA A 1 1 10 per 5 t

Scanned by CamScanner

Segicodes :- Ayencodep is a digital circuit that performs. E the Inverse operation of a decoder. An encoder has 21; [P Lines it molp lines. In chodep, the olp lines generate the binary Code Corresponding to the ilp value. The general structure the encode circuit is shown infigure. The decoded primation is presented as 21 i/pg producing in possible of Ps. Ndate 27: N in data Erade : secured to BCD Encoder: The decimal to BCD - On Odle, Usually has ten input ling & Pour output ling. The decoded decenal data acts as an enput for encoded & encoded BCD bytput is available on the four output ling. o Decimal to 2 BCP CnCode OPS îP ABCD 9. 0000 A= 08+49 0001 B=D4+D5+B6+D7-0010 G = D2+P3+D67D7 0011 $D = D_1 + D_3 + D_5 + D_7 + D_9$ 0 10.0 0101 10 0 111 Ó 1000 1001

Scanned by CamScanner



Scanned by CamScanner

fority Encode: A priority encode is an Enlode circuit that includes the priority tunction. In privity encoder, if two armore imply are cruel to 1 at the same time, the input having the highest Priority will take precedence. To - Priority --- Yo he touth take of 4-bit In Contop prosing enloder. In truth take, shows I3 i poitte highest priority mputy outputy f To ilp with lowest PO II I2 IS YAYO V Primity when I3 Do ilpis XDI 0000 high, regrallets of other ilps output is 11. menz 000 01 00 hay the next priority is lo X 1 0 0 XXI The olp for the is generated only if highly primity Elles age 01, 2 so m. The old (a valid old indicita) ? indicates, one or more of the imputy are spiral to 1. if gill ill's age 0, vis equal to 0; Y-map Biny Plification For Ver, Yot V

Scanned by CamScanner

PSI രി BE 00 CFor Э 80 00 al 21 11 0 0 0 6 10 VE 1 Yo= I3+I1 I2 ()D (10 1 $= I_2 + I_3$. Logics Diagram; To II F2 I3 7-Iz Scanned by CamScanner

Hiplexers: 2m is combinational circuit that selects binary Formation from one of many imput lines & directly it Done of Pline. Multiplixly is a disital switch. The basic multipletes has several data-input lines f a single ofpline. The selection of a particular ifpline is controlled by a set & selecting lines. Normally, tage ase Ma slpling & 2000 selection lines whose bit combinations determine which ilp is selected > Pr Before, Multiplex of "many apo one" o selection source A source B dian tages -Enable source c -Redules no of wires switch Reduces ckt complexity source D-Anolog selects) switch tor. Phyplenentaticy of various ckt using MWX 2; mono of select lines

Scanned by CamScanner

m - log Mlo 95 229 Y 02:1M0x 2) 4 MOX 3) 8:1M0x 4) 16:1M0 S E) 2:1 MUX : To. Fo 2: 21more ilps -2 MUP 01P -1 (Erasle) selection line-1 Y= E.570 + Y= E(S.Io Fo Eo ID II3 Y=E(SIOTSI) P 4 ×1 Multiplere (olp) 4×1 MUX îlp カニタ M- log M. Enulle SI So = log2 = log22 50 .SI E selection ling. (m) = 2 log2=2.1=2 O 0 1= S150B+ \$150 F+ S150 I2 0 О + S1 50 23

Scanned by CamScanner

gic diagram -SI So Fo IJ I_2 I3 BXI MUX: 87 M=8=23 MUX 1= log21 = log22 = 3 log2 = 3.1=3 SS2 SLSO YZ SZSISOB + SZS, SOI + SZSISOI2 52555 4 + S2S150 #3 + S2 SIS0 I4 + S2 SIS0F 000 To El 0 0 + S2S1 5026 + S2S15077 12. 0 0 J3 0 Fy 00 25 Ø 2jo D ĹZ 0

Scanned by CamScanner

Logic diagram. \mathbb{P}_{r} In R R Ro E Applications of multiplexessi 1. They are used as adate selection piselection 2. They an be used to implement combinational . They are used in time multiplexing systems 4. They are used in frequency multiplexing systems 5. They are used in Alo 4 0/A converter They are used in data acquisition systems 6.

Scanned by CamScanner

1 Unit-5 Sequestial Logic circuits =) sequestial Logic Circuit :-In sequential circuit. the output depend i/p Combinational OP not only on the Circuit present inputs but also on the sequence of Memory element all the past is puts. BLOCK diogram of is previous state ofp sið' sequential circuit. state of the Circuit. -> Sequestial circuits require memory elements to store the previous output or state of the machine to determine the present output -> A sequestial circuit can be classified isto Synchronory and Asynchronory circuity. (i) Synchronous sequential circuit. If the transitions of the sequential circuit from one state to the next state are Controlled by a clock, they the circuit is called a synchronow sequestial circuit. (Asynchronous sequestial circuit : When the Circuit is not controlled by a clock, too the circuit transition from one state to the next state occurs whenever there 18 a change in the input to the circult at any time, this circuit is could of algochronog sequestial circuit. Asymphistorial sequestial circuit five high 57 64MP

2 Speads, Asynchronous sequestial circuit are also Classified into fundamental mode getachronowy sequestial circuits and puse mode ostanchronow sequential circuits. > gt the subser of state variable is 's' they the sequestial circuit had 20 possible States. =) classification of sequential circuits. sequestial circuits are generally classified isto Sive different classes. Charles Charles (1) Close A circuit @ class B circuit (MOCELE STE WITH 1 Closs C CITCHIT (1V) Close D Grewit Astal Di Sharp/ Ditta 12 ---Close E circuit 1the based (2) O CIOSA CIrcuit Ef sagary (נעד) אין דין GREY The Class A Circuit 18 debined of a MEALY Next state circuit mamed de le dez after G.H Meddy (NS) The bosic property Memory of Mealy circuit elements (PS) 18 that the ofp is a function of the preject isput output decoder Condition and the Present state (PS) ---output (ont) 2164MPPOUAGI CANTEST Sight) (a) Class & circuit

3 Closs B and Closs circuits. able tworks have pre boundarbert Input (Im) Input (Im) 1-000 - and --- box studie PITCH Next state deceder the the shart - Next state priz feiter decoder Memory elements output decoder Memory elements 1 state ave ontput (ont) output (out Sig (1)(B) Class B circuit Sig (1)(c) close circuit (MOORE CITCH) The close and close B circuite are generally defined as MOORE Circuit, mamed abter E.F. Moore. The bosic property of a mouse circuit is that 148 Output 18 strictly a function of present State (PS) of the circuit is puts. The block diogram of CI-13 B and close circuits are shown to dig 1(b) and 1(c). Inp+(In) close and close E circuit :- 1 Next state Input (ID) the decoder Memory Memory elements 1 States Co elements output (out) ortent (ort) Sigld) Class E Circit Sixe Class D Circit

O REDMINOTE 9 PRO MAX ○ 64MP QUAD CAMERA

3 The block diogram connection for class and close E circuite one shops is the 1(d) and 1(e). a britten of that more =) Latches, The bostic unit of storage X1 - Bo 18 the latch or Hip-Hop. This stoppedt kind of a sequestial circuit has 1/2 00 only two states. It is side posic latch-crozz a memory call, which coupled invarient is capable of storing one bit of intermetion. le latic 1 = 0. mix sequestial circuit is also called a latch Since one bit of intermation can be locked or latched me bosic latch consists of the inverters as shown in fig (a). -> The output & of inverter G1 is connected to the isput X2 of G2 and output 3 of G2 is connected to the isput X, of G,. Let assume the output of the Gi is the = 1 and output & of Ge is they the output of Giz Le. 3=0 Similarly, when g=0 two g=1 Price and > If the circuit is in state 1 or of at & and & respectively, it costinues to remain latched in the Same State. -> The general block 8 Normal ofp Schematic representation Input of a lotch with provision 8 InVerted to ester digital data is output shops is disch). It has Harb) Block diagoan One or more isput and too of a lotch with BEDMONOTE SPROMAX 8. - TWO output provision to ester 64ME QUARDERARDAT of each other. disited data.

64MP QUAD CAMERA

õð

Cosed: - when s=0 and R=0, 6 This is the mormal ration state of the work latch and it has no effect on the output state. & and J Fill remaining same state as they are prior to the occureasce of this ispit containion Cosez :- When S= 1 and R= 0 this All alage set 8=1, where it All remain even after set return to 0. Cose 3: - when soo and K=1 This All al Age Reset &= 0, where it All remain even atter RESET return to 0. 2 44.59 Catery when RELAND SEL This condition tois to SET and RESET the latch at the same three and it produces &= 8=0 It the isplits are return to zero simultaneously. the resulting output state is erratic and uppedi-- ctable . This isput Condition should not be used. st is forbidden inthe I NAND - based S-R lotch (Active-low Sklatch)

S	In	Pht	ort	put	Action
and the state of t	3	F	R37-+1	- Shi	State
	0	0	×	×	forbilles
- United and have	0	1+	1	0	Set
based in high	1	0	0	1	Rasat
	1	11	Son	120	NO Chappe

2404

The overand based S.R. (6376) Towth table Latch is shops in biden.

DEPENDING TECOTOR insput of a overall gate Dill force OGMP OULANDRUTHERITH. The touth table of NAND-board STR latch is shown in table (b). Case1: When STO and R=0. i.e. When both inputs go to 0, both output do to 1.

in Bott = 1 and Bott = 1. This Condition is ambiguous and should not be used. GS02:- when s=0 and R=1 alpass produces Bott=1 regardless of the present state of the latch output. This Condition is set. This Condition is set. i.e. Bott = 1 and Bott = 0

i.e. Soft =1 and Soft =0 Coses: when son sel and R=0 forces the lover MANNS gate Output to 1. i.e. Soft =1: NOA, both the inputs of upper MANNS gates are 1 and therefore the output of upper MANNS Jate is low i.e. Soft=0 regardlets the prior Jate is low i.e. Soft=0 regardlets the prior State of the latch: This Condition is Respet (clear) the latch. This Condition is Respet (clear) the latch. The latch of second is its prior State. of the latch of second is its prior State.

stichton out circuits change their states only when => Flip-dop :clock pulses are present the operation of the bosic can be modified by providing an additional control isput that determined why the state of the circuit is to be changed. The latch Ditn the additional control isport is called flip-flop. The additional control isput is either the clock or enable input. -There are town bestic types of Hip- Hop:-OSP FLIP HOP, ORED TK - FLIP HOP Carlie of annalise & I dated 00 REDMI NORA PROBINAX LAND A LINE AND A LIN WIT QUAD-BANERA

四开

S-R Flip-Flop :-

8

-7

The S-R Hip-Hop consist of the additional AND gate at the S and R isputs of S-R latch as showing is distan.



- → IN HUS circuit, when the clock isput is Low, the output of both the And gates are Low and the changes in s and R aill not affect the output 8 of the Hip-Hop.
- → when the clock input all HIGH, the Value at S and R inputs All be possed to the output of the AND fates and the output & of the Hilp-Hop All change according to the Changes in S and R in puts as long of the clock input is HIGH. In this mannel, a One can shooke or clock the blip-blop so at to store either a 1 by applying S=1 and R=0 (ic. Set) or a 0 by applying S=0 and R=1 (ie. Redet). at any time. This Hilp-blop is called clocked S-R blip-blop.
 - The S-R HIP-HOP is called clocked of the bosic The S-R HIP-HOP Which Consists of the bosic NOR Latch and the AND gates 18 Shows in 1986).



64MP OUAD CAMPRED, clocked NOR based SR HipHop.

		S-R J D latch in figh	1 permit when it	nich Goo	sist of bost avang gata	2
tin the south	S	2	e) avand b	SIGER		B B Graphic Hobel
ides 1	> The present state	eLok PWBC	sata 1/P			
and and	(Bn)	(CLK)	SR	30+1	10 0 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
ALL I	01	0 0	0 0	10	No Change No change	
tot.	1	1	000	1	No change No change	
	1	0	0 1	1	No change	
	0	1 1	0 1 0 1	0	Reset Reset	
	01	1	1010	1	Set Sct	
t	0 1	1 1	1 1 1 1	××××	forbiddes.	

Cose1: For S=0, R=0 and CLK=0, the brightop remains in its preject state. i.e. & remains Conscienting out of proving for S=0, R=0 and CLK=1, the Offering optable American is preject state. The first

FMAR GA

tour rous of the touth table clearly indicate that the state of the ship-stop remains unchanged. ic. (87+1 = 30. Code2: - for s=0, k=1 and CLK=0. the Hip Hop remains is its present state. But when elik=1, the avano Jate 1 output Dill go to 1 god dans gate - 2 output Aill go to O. NOA, O at NAND gate -4 isput torces 8=1 which is two result is NAND gate-3, output \$20 -musi for s=0, R=1 and CLK=1, the HIP-Hop For s=1, R=0 and CLK=0, the Hip-Hop RESET to the O state. remains in its present state. But for S=1, R=0 Coses :and CLK=1, the set state of this-blop is reached. This could the ward-gate 1 output to Jo to O god the overal-gate 2 output to 1. NON, O at overall gate -3 isput torget & + 1 which is turns forces avants gete - 4 output \$ to 0.". Case 4: An intermediate Condition occur Her all the isputs i.e. CLK, S and R are equal to 1. The operation of S-R HIP-Hop is illustrate by the pavetom of shops in tigles CLK 1


12

BREDMINDITE 9 PROLMAN -> time 64MP QUAD CAMERA bidles maveform of S-R Hip-Hop ARCHIE .


(i) Initially all isputs are a and the & output " is o. (ii) When the rising edge of the first clock pulse occurs (point a), the S and R inputs are both 0, so the Hip-Hop is not affected and it remains in the B=0 state. B=0 state. @ At the occurence of the rising edge of the second Clock PMSe (point c), s=1 and R=0. This, the Hip - Hop sets to the 1 state at the sixing edge of the Clock pulse: (iv) when the third clock puse makes its positive transion (point e), it finds that s=0 and R=1. which caused the Hip-Hop to reset to the O State. (W) The fourth PHBE Sets the Hip-Hop once again to the 8=1 state (point 3), because sell and R=0. When its positive edge occur. (vi) me tifth puse tinds that SEI and REO, when its makes its positive going transition. Henever & is already high, so it remains in that state. (vii) The REI and SEI Condition should not be used as it results in an indeterminate Condition. The D Hip Hop has only one isput called the delay => D-Flip-flop (Delay-flip-Hop); () isput and the outputs & and F. D Hip- Hop can be constructed from an S-R Hipthep by inserting an inverter between s and R and assigning the symbol of the simple office Hopits shows in dig. when the CLK input is Low, the D input her no effect, since the set and reset inputs of -> at operates as follows:-NAND HIP-HOP are Kept High. Q REDMINOTE ? PROMAXIOCK Joed HIGH, the & ontent G 64MP QUAD CAMERA UN Value of the D isport. 38 Pill take of the Value of the Disput. 38

CLK=1 and D=1, the WAND gate-1 output for 1 which is 3 isput of the bodic avand boded s-R Hip-Hop and wAND gate-2 output goes 1 which is the R isput of the bosic NAMD-bosed S-R HipHer. Therefore, for 3=0 and R=1, the Hip Hop output Dill be 1, i.e. it follops o lopat Similarly, for elk=1 and D=0, the Hip Hop. output Fill be 0. If I changed while the elk 18 HIGH & pill follop and change quickly. * A& transfer of deta droom the isput to the output is delaged, it is known at delay (D) Hip-Hop. The D-type thip-thop is either used of a delay or of a store I wit of binary intermation

letch to



1117-119



highers it wate O REDMI NOTE 9 PRO MA ○ 64MP OUAD CAMERA

J &n S JK-FF Sci-Sol Sized D- fliptlop with

Tothe JIL J-K Hip-Hop. J=D and K=D atter on the velve.

15 ing


J-K Hip Hop .

A J-K Hip-Hop can be obtained from the clocked SR Hip-Hop by augmenting two AND gates as shown is dig (0). The data is put I god the output is are applied to the first And gate, and its output (JE) 18 applied to the S loput of S-R HipHop. Similary, the ideta isput k and output & are connected to the second Ado gate and its output (Kg), is applied to R isput of S-R. Hip Hop. The Fraphic symbol of J-K Hip Hop 18 Shops is hig (b).

13

+1

780



1 1 0 0 SET 0 0 1 1 0 1 1 Toggle 1 state 0-14 1 1 ei 1 +70 1 1 Sont = JBn + F Bn

1

1

D


1

1

1

REDMINOTE ? PRO MAX En'

1



is put clock and slave is applied with inverted O REDMINGLE PROMATING When mater output is changed Colockip OUAD CAMERAge maine in previous state. Slave own mange in previous state. → In moster slave thip-thop, output Fill change ONLY they slave output Changed. → Output of moster can change many times but slave output can change only one time bo moster ff act as level triggered and slave ff act of edge triggered. Therefore, there is no race around condition at the output of the slave.

⇒ Shift Redikt.
⇒ A register ig used to store binary intermedion
⇒ A register ig used to store binary intermedion
is known et a memory register. A register
is known et a memory register. A register
te gable of shifting binary intermedion either to
capable of shifting binary intermedia a shifting the register.
⇒ In register to store white left is called a shifting.
⇒ In register to store white a shifting the data.
⇒ mere are the methods of shifting.
⇒ Seried shifting and @ ponglid shifting.
⇒ Depending upon input and output, registers can be

(a) SISO - Serial In Serial Ont.
(b) SIPO - Serial In parallel Ont.
(c) PISO - Parallel In Serial out.
(d) PIPO - Parallel In parallel out.
(d) PIPO - Parallel In parallel out.
(e) SISO (Serial-In-Serial Ont):
(f) 4-bit Pight-shift SISO Pegister.
(f) In right shift SISO register, LSB data is

'n' bit data is stored in SISO register they -> 25 output is taken serially for this (D-1) clock pulses PHRE -> SISO register 18 used to provide 'n' clock -> selay to the ispirt data. -> 9t T' is the time period of clock pulse, they delay provided by SISO 18 DT ... Serial dota Sc 1 0 8 inpute 8A 2 DUN D 8 8 Serid anot sign B COH S D a stander CLK. det 13 Consider 1101 data 12 estered. "Bic -11. The touth table-1 shows the operation of entoy of 1101. +ruth table - 2 shows to the action of shidting all logical-1 isputs isto an isitially reget shift register.

shidt pm/se	Ba	88	Be	R.D	D Justicatz	shift pupe	8A	SB	Be .	RD
0	0	0	0	0	Lill	100)02	00	0	0
1	1	0	0	0,51	anos a	1 1 100	2Ľ	-0 0	0	0
2	0	1	0	0		2	1	100	0	0 (
3	1	0	1	0	10 hains	10 3 1 L	-U.	rst is	T	0
4	1	1	0	11:	9 021	. 4	1	1	222	2
517	orth	+4	ble-	-1.	1 210 500	@ To	with_	table	2	-12

Tes signe sh @ 4- bit Left shift SISO register.

> IN Left shift SISD register, MSB data O REDMINOTE & PROMAX LSB FF (JFF)

To ester the 'or' bit data in serial toron we require or clock pulse. -> To exit or detting output of n' bit data d serially we require (n-1) clock pulse. Harbo ve ballas al which is how at lenst 80 ceria 88 Sc 8 8 0 800 8 D the lisput Serial CLILL B 9 data orter 8 B 8 3 1 Juroll shift puse tize stilt left veriste highing to federally 13 80 8A Be shift 80 puse O REDMI NOTE 9 PRO MAX 64MP QUAD CAMERA

inputs to enter into the register in porallel or Shift the data in serial. - when SHIFT/ LOAD is LOW, AND Jate G, through Giz are enabled, allop the data at parolled ispit J.e. B, C and D to the D isput of its respective Hip Hop. The A isput is directly connected to the s isput of the tixet thip- Hop. When a clock puse is applied, the Hip-Hop pith D=1 sill be SET and the Hipttop sith D=0 Fill be RESET. Thereby Storing all for Lits Signed tan control. -> when SHIFT/LOAD is HIGH, AND Jated G, through G3 are disabled and the remaining AND gates Gy through GE are conabled, allow the data bits to shidt right from one stage to the next. The OR gates allow either the normal shifting operation or the parallel data - entry operation, depending on which the AND gates are enabled by the level on the SHIFT/ LOAD input. SHIFT/LOAD - No 20 Scrid data 8 8c D D 0 8 8B RA out B 64MP QUAD CAMERAN 4-bit. PISO refixter

21 (iv) PIPO(parallel-In-parallel-ont) Register: For parallel in data the subject of elk puse ALAS SHITFILLOAD required = 1 CLK puse For parallel - out data, the number of clik pulse required = O CLK puse 11 202 A 4-bit PIPO register is shown is tig la. In this register, data isputs can be shifted either is ar out of the register is parallel. Also, is this register, there is no interconnection better Successive thip-Hops lince no shifting is require. Here, the parallel inputs to be entered should be applied at A, B, C god D isputs which are directly connected to Disput of respective Hip-Hop. On applying a clock puse, made inputs are entered into the register and are immediately: available the output BA, BB, BE and Bg. at B Pt & BOHRCE (ICA) > = STADIL D 2510 La Vittal 3 D 8 8 8 CLK 80 8a Sc Sida 4- bit PIPO pogister.


REDMI NOTE 9 PRO MAX
 64MP QUAD CAMERA

22 =) cousters in the contract at hard which and and -> It is a sequestial circuit tormed by the -> counters are basically used for (i) Coupting of the mumber of clock pulses required. (i) Frequency division What the share the read that we the state (Timers () frequency measurement. W) Davetoron generation -> cousters are classified as:-(i) Asynchronow couster @ stachronowy Couster Billow Molecula If N = Total mo. of states and Note:m= mumber of flip-Hop. two (i) If N= 27, they we get Binary Guster of N < 27, they we get Non- bingy Guster O - me "Med mumber" indicated the number of stated GACGRED -> for 37-FF, Gayster Aill be 27 differest states and tress this Couster is said to be Mos-27 Guster. -> Mes number indicates the frequency division theter -> 34 9t Rould be Capable of Guoting upto (27-1) Obtained bross the last FF. bebøre returning to zero states. Note: - () In MOD-N Coupter, if applied isput drequency OSREDMINOTE 9 PROMATOR are Coscaded with MOD-M Solitoned by Mog-N, two her of overall stated of

Combined Counter is (MXN) and Counter is called "Mog-Mar" Gustor. In the Manuel and the = Asynchronow (series) Counter !! (i) Binary Ripple Gupter :- is shown in differ. A 4-bit binary ripple Gupter is shown in differ. X Kaf in Love) A binary ripple constructed using clocked J-K ff. The system clock, a square Dave, drived FFA. The output of A drived FFB, the output of B drived ffc and the ofp of c drived ffD. The overall propopation dolay time of the Couster is the sum of individual delay of HipHop. All the J and K inputs are connected to Vec (1), which means that each Hip Hop togging on the negative edge of its clock ip. + Vec(U) JB 86 JE 3 CLK-B 84 80 BA BB Sp 8 - Salaren (2 hat belot teresting the side Output big (a) 4-bit biogod ripple Guster Las deti-(a has been find and a Pavedor 50 Clock 34 44 54 VP-61 SA-BB Sc 80 ○ 64MP QUAD CAMERA

To with - table : at love at love the (100 ments)


Mod-number or modulus. State BA RB gt is a Mod-16 ripple counter. The most Mod-mumber of a Couster is the total number of states it sequenced through in each complete cycle. , 0 G-1 MOD - number = 27 オ where no no of ff. Max binary number Cousted by the Couster is 2-1 Therfore 4- Hip-Hop Coupter can Const = 2 -1 = 1510 WE ANT LAND INT 1.16 2 12 G 3. Wind and the 3 Ripple Cousters Rith Moduly (2) a lest hereins NON - Binary Ripple Couster :-→ A MOD-6 ripple Counter is shown in did (b). Here we take 3- Flip-Hop. .. No. of staty = 23 = 8 states. bled stated = 6 and REDMINGLEPHPROSPEZieoscy of Mon - 6 Guster = f/6. VANUENA



1. NAND gate output is connected to the clear inputs of each Hip-Hop. As long of the WAOND gate output is HIGH it mill have no effect on the Conster. When the olders date output feel Low, it Dill Clear all Hip-Hop and the Couster immediately goes to the 000 state. The outputs of Couster ge and & are given of isput to the NAME Jake. The overall gate output Joed 2. LOW wherever &= &= 1. This Condition All occur When the counter goes from the 101 state to the 110 State (i.e. 6th 1/p prize). The how at the orand gate output Dill Clear the Couster to the .000 state once the HipHop have been cleared, the ordered gate Output goes back to HIGH, since &B = BC = 1 Condition no jonger exist 3. The consting some sequesce is 000-001-010-> 011-1100-1101- 000-717-2 2101-210

 O REDMI NOTE 9 PRO MAX
 See 144.42
 See 144.42

 O 64MP QUAD CAMERA
 See 144.42
 See 20000



=) Asynchronom Down Counter:-


A down conster using n- FF cousts downward from a maximum Guot of (2"-1) to zero. The Countdoan sequence for a 3-bit down counter is shown in table.

Sta te	Be	80	8A
7	1	1	1
6	1	11	Ro
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1 1	0	. 0	
0	0	0	0
7	1	1	I

3-bit Asynchronord down Grater. 00 **64MP QUAD CAMERA**

Japle

The truth table shows that the output of (LER) changes its states (tossie) at each negative transition of clack of it does in the up-counter. - The BB output changed state every time BA Jus Soons Low to HIGH. is when BA for from HIGH to LOW, &c changed state each time ogs Joed trom Low to HIGH, it when Bo goy from HIGH to LON. This is a down consten, each HipHop, except the LSB FlipHop, must toggle when the inverted output (3) of the preceding HIPHOP Des trop HIGH to Low The History sho for a MOD-8 down Gunter.



Asynchronous UP-down Counter. UP-DOWN Guster is also called multimode Guster. In UP-Guster, each Hip-Hop is triggered by the normal output of the preceding Hip-Hop. In a Down-Gouster, each Hip-Hop is triggered by the inverted ofp of the preceding Hip-Hop. In both the Guster, the first HipHop is triggered by the input pulse. triggered by the input pulse.

12				ali Aliana da Aliana			3	l in the		and the second	
Carel In Carel	- teva	-UP		at sites	tudy 8	(sod)					28
Vector	1.000	dia	1-	1.	111 A - 5			I al part-	A the ate	-3-3 K+	-
Ho Kernetsa	III	Line .	h	a she	T	1	19/12		Tent to -	the states	
CLK	ant t	SA	TUT	T	JA	84	D	1		pad .	
and it.	A	Re 1	-01	32	to B	a sub-		Do	Sc-7	5-1-	0 8
212 - mail	- do	24	-130-	1 mil	Ka'	-ar	6)-I	Like	RH	or T	9
4-0	Com	ot-r	. H	,	the Barend		X	to a fer la		L	- if
			- Wind	the state of the s	Monore	11 -	in afra	1 ton	10	Jor	-
ellitet altres		010	4	Joer	a conce	- d-pi	t	HOG - 4	5 64:	orco	
The to	with-	tap	10	of i	1-bit L	19-01	DHOD .	Conster	Friend a	acost.	1 2 4
Coust		PM	- 10	5 1	-2-5-1-1	1900	S.L.	- John	4114	does.	
states					Count	- 00	NO T	node	1.1-	Started	
- 0	0	82 0	og B O	1.200	states	and a	BC	3B 8	a 101	\$ 9.212	
1	0	0	0	0	15	ł	T	1 1	e.	resp.	
2	0	0	10	0	14	1	1	100			
2 2	0	0	1		13	15	4	0 1	-		1-
4	0	-	0	0	12	1	+	0 0	1		
5	0	1.21	0	1 4	2010	1	6	1 1	the say	119	
6	0	3		0	9	STA STA	0	10	1	1 31	
7	9		har	-	-	date	0	0 1	ach		
8 9	1	0.	o	0	87	2-10	0	0 0	3		
		0	0			0	2	111	1 m 21		
· stepp	31.0	0	10	0	D (640)	0 0	1 2=	010 0	13 Fritz	A (-	
and the stand	1	0	da	400	2) 5×10	0	1.21	0 0			
12	46	14	0	09	4 3	State of the Local Division of the		and the second second	ANO CL	-90	
13.	diff	Ali H	0	Pre.	219	0	0	TT	12 - 4N	C.E.	
4+ the 1.14 9 3	of at	1 .	Lan	0	2	0	0	10	No ce	5 310	
15	1.90	11-	1	1	1	0.	0	0.1	100	a ar	
	01	0.1	0	0	0	0	0	00	1 June	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
			1	21	15	1+1	(dell	1 11	As	a vin	
	OTE	9 00		249	tode	-	2 stin	Ed	1.30	61	
64MP Q					North La	Minie		in the	- + 3 [Storet .	
XI XHOOI		tura		(+ 240)	1 2 18	and are	VID I	and the second s	4 13	** ***	
and the second sec	100 200	1.00		C. M. O.	at a good	and the second	8 1	the fait	11 - 2		2-1-1

=) propogation delay is Ripple Conster .____ -> The main drawback of a ripple Couster is that It has complative settling time. In ripple Couster each Hip-Hop is triggered by the transition of at the output of the preceding HipHop For proper operation of the sipple Couster Telk > mtpd(FE) the protect = ntparfe Maximum clock brequency First felk (max) = - n todates . 0 ,0 1 4 1 1 mit - 2 =) synchronow (parallel) Counter: A 4-bit (MOD-16) synchronow Guster with paralle carry 18 shown in diglas BC RR coder Loto CLK 81 25TA -WELLS 1012 -10 Mer Vac Ja Ba 30-Jo JB 30 Jc B A e KA BA 80 8c KB Ko Augei yeals lected a told grill 116 - Talk Statin Lapate 100 x1 whatte cad C REDMI NOTE 9 PRO MAX 00 64MP QUARAJAMERAit Stochoomond Couste

are connected together so that the isput CLK Signal 18 simultaneorthy to each Hiptop. Only the LSB Hiptop A has its J and K isputs connected Permanentity to Vec while the J and K inputs of other this Hops are drives by some combination I Hip Hop outputs. The J god k isputs of the HIPHOP B are connected with &A output of HiPHOP A. The J and K inputs of Hip Hop c and connected mith AND operated output of BA and BB. Similarly the J god K input of D Hip-Hope are connected with And operated ofp of SA, BB and BC. Truth table of 4-bit binary synchronow Counter

0 0 0 0 0 0 6 11 0 0 0 1 Fliptlop A changed its state	State	80	Be		0	The Trend and the
1 0 0 0 1 Hiptop A Changed its state 2 0 0 1 0 Pith the occurance of nything 3 0 0 1 1 1 Philop A Changed its state 4 0 1 0 0 1 1 Philop A Changed its state 4 0 1 0 0 1 1 Philop B Changed 5 6 1 0 1 1 Philop B Changed 5 6 1 0 1 Philop A Changed A each clock 4 0 1 0 1 Philop B Changed 5 6 1 0 1 Philop A Changed A each clock 4 0 1 0 1 Philop B Changed 5 7 0 1 1 1 Philop C Changed I the state 7 7 0 1 1 1 Philop C Changed I the state 9 1 0 0 0 Philop B A = $BB = 1$ and then 9 1 0 0 0 Philop B A = $BB = 1$ and then 10 0 0 1 Philop B A = $BB = 1$ and then 11 1 0 1 Philop B C Changed I the state 12 1 1 0 1 Philop B C Changed I the state 13 1 1 0 1 Philop B C Changed I Philop D Changed 14 State Philop B C Changed I Philop D Changed 14 State Philop B C Changed I Philop D Changed 14 State Philop B C Changed 15 1 1 0 1 Philop B C Changed 16 1 Philop B C Changed 17 State Philop B C Changed 18 State Philop B C Changed 19 State Philop B C Changed 19 State Philop B C Changed 10 1 Philop B C Changed 10 1 Philop B C Changed 11 1 Philop B C Changed 12 1 1 Philop B C Changed 13 1 1 Philop B C Changed 14 State Philop B C Changed 15 1 1 Philop B C Changed 16 1 Philop B C Changed 17 State Philop B C Changed 18 State Philop B C Changed 19 State Philop B C Changed 19 State Philop B C Changed 10 1 Philop B C Changed 10 1 Philop B C Changed 11 1 Philop B C Changed 12 1 1 Philop B C Changed 13 1 1 Philop B C Changed 14 1 1 1 Philop B C Changed 15 1 1 Philop B C Changed 16 1 Philop B C Changed 17 State Philop B C Changed 18 State Philop B C Changed 19 State Philop B C Changed 19 State Philop B C Changed 10 State Philop		-	-	OSB	3A	from touth table
2 0 0 1 0 1 1 mansition of at each clock 3 0 0 1 1 1 mansition of at each clock 4 0 1 0 0 1 1 mansition of at each clock 4 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	and the second	1	0	00	0	
2 0 0 1 1 0 1 1 1 1 0 0 0 1 1 1 1 0	112000	0	0	0	1	Hiptop A Charges Its state
4 0 1 0 0 pulse. The Hiptlop B Changed 5 0 1 0 1 1 3 1 <	2	0	O	11	0	Fith the occurance of neg tive
5 0 1 0 1 148 States when $g_{A} = 1$ and Here is megative 7 0 1 1 0 Here is megative 7 0 1 1 0 Hard Here is megative 7 0 1 1 0 Hard Here is megative 7 0 1 1 0 Hard Here is megative 8 1 0 0 Here is megative transition 9 1 0 0 Here is megative transition 10 1 0 1 0 Here is megative transition 10 1 0 1 0 Here is megative transition 10 1 0 1 0 Similety, flip-Hop D changed 11 1 0 1 Here is megative Hard Here is megative 12 1 1 0 1 Hard Hhere is megative 13 1 1 0 1 Hard Hhere is megative 13 1 1 0 1 Hard Hhere is is megative <td>3</td> <td>0</td> <td>80</td> <td>14</td> <td>1</td> <td>transition of at each clock</td>	3	0	80	14	1	transition of at each clock
6 0 1 1 0 Hhere is regative 7:0 1 4 4 1 Hip Hop C Changed its state 8 1 0 0 0 Here is regative 9 1 0 0 Here is regative transition 10 1 0 1 0 Hop C Changed its state 9 1 0 0 Here is regative transition 10 1 0 1 0 Hop C Changed there is regative transition 10 1 0 Hop C Changed there is regative transition 10 1 0 Hop C Changed 11 1 0 Hop C Changed there is regative transition 10 1 0 Hop C Changed 11 1 0 Hop C Changed 12 1 0 0 Hop C Changed 14 States Here is regative 13 1 1 0 Hop C Changed 14 States Here is regative transition at clock input. D REMENCE & PROMAX	4	0	1	0	00	pulse. The HipHop B Changed
7:0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5	6	1	ö	1	
7:0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	6	0	1	1 0	101	When there is negative
8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FI	0	++	time -	Ĩ	trazzition at clock input.
9 10 10 10 10 10 10 10 10 10 10		111	100	1-130	1. 120	flip Hop C changed its state
9 10 10 10 10 10 10 10 10 10 10		4	0	0	0	Her BA = BB=1 and they
10 11 11 12 12 13 14 15 14 15 16 10 17 10 17 10 17 10 17 10 17 10 17 10 17 10 17 10 17 10 10 10 10 10 10 10 10 10 10	9	1	0%0	0	1 al	
12 1 1 10 0 1 its stated when sa= se= se= 1 13 1 1 0 0 1 and when there is negative 14 1 1 1 0 1 transition at clock input. D REIMENOTES PROMAX	10	1	0	7 L	6	
13 1 1 0 1 and then there is negative 14 1 1 1 0 1 transition at clock input. 15 1 1 1 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	11	14	-0		P. 1	similary, Flip-Hop D changed
13 1 1 0 1 and then there is negative 14 1 1 1 0 1 transition at clock input. 15 1 1 1 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	12	i	14	20:	1	its stated when 8A= 8B= &= 1
14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	13	1	1		0	and they there is negative
DD REIMENOTE & PRO MAX	14	1 1			-	transition at clock input.
DB REPMENOTE & PRO MAX	15	1-1-	+ CHail	1-1010	o de	
O 64MP QUAD-GAMERA	OD REPMI	NOTE	2 PRD I	MAX	1000	
	0 64MP	TQIU ÁTĐ	- CA MIEI	RA	0	

-> - Total delay = propagation delay of one Hightop + propagation delay of AND date. -> The maximum trequency of operation of synchronous coupter is frax = ity + ty where to is propogation delay of one highop. Where to is propogation delay of one highop. ty is the proposation dely of one and gote. -> The synchronowy conster has more complex circuity that as Asynchronow Couster. =) Synchronow Couster with Ripple carry. A 4-bit synchronow counter mith porallel carry is Re Leixonally shown in tidle. 8B 8c (158) A BA (LSB) The rent of the state of LK JA BATJA SS FJC 8c JJ BO CLK KO RO KE RODD A L Ka BA fisch 4-bit synchronowy counter with ripple card


-> The maximum clock frequency for a 4-bit syndronomy Counter with parallel earry is

In this coupter, as the number of stoped in a stachronous REBRINOTE PRO MAX 64NA QUAD CAMERAL increasing number of AND gotes.

All similarly the mumber of ispuls per control gate also increated. The above problems of synchronold auster with parallel carry are eliminated in a ripple carry Synchronows counter of Showing in tig (1), but maximum clock frequency of the constant is reduced. The maximum clock drequency for an on-bit Synchronow conster Fith ripple carry is given by the fortal concerned and with all the And Jonex = Ip + (n-1) ty 1400000 love for and phere, interior brook n= no. of Hiphop Stoges. =) Memory Device:-Memories are devices that can store digital data or intermation in terms of bits it of and O ROM (Read only Memory). The read only memory (Ror) is also called mosk ROM: The information is inscribed in the toron of presence or absence of a link between word (access) line to the bit (sense) line. -> Arenitecture of Rom :sherves the m-bit word DO n-address 1913 - and 24 matters - 215 E Constan with parally lines-0 27-1 Karrat - ist + gt - area The setures site in E Abrea goth gith Tolstate logic Read_ drive an even las O REDMI NOTE 9 PRO MAX TE m-output ling of Rom

The block diagram of ROM 18 shown is digla. It consists of on address lines and on output ling. Each bit combination of the address variables is called an address. Each bit combination that Comes out of the output lines is called a data word. Here the number of bits per word is equal to the number of output lined (m): => 32×4 ROM using or gates -

Internally, the ROM is a Corobinational circuit Internally, the ROM is a Corobinational circuit Thith AND gates connected of deceders, and no. Thith AND gates connected of deceders, and no. I or gates is equal to the number of output ing in the unit. The insternal legic construction Ling in the unit. The insternal legic construction of a 32×54 Rom is Shown in dig(b).



Sigeb) 32×4 Rom wing or getes

REDMI NOTE 9 PRO MAX
 64MP QUAD CAMERA

input The 5 Avaniables are decoded isto 32 (25=32) 34 ling by means of 32 AND gotes and 5 investors. each one of the 32 address selects one and Only one output of the decoder. The 32 outputs of the deceder are connected through fulled to each or gate. Actually each or gate had 32 isputs and each isput of the or gate goes through a fulle that can be bloom of defined. > TJPS of ROM ROM Bipolar MOS Nosk PROM EEPROM PROM Mask Ror ROM

REDMI NOTE 9 PRO MAX 64MP QUAD CAMERA